J. Semicond. > 2013, Volume 34 > Issue 3 > 035009
|

SEMICONDUCTOR INTEGRATED CIRCUITS

A 27-mW 10-bit 125-MSPS charge domain pipelined ADC with a PVT insensitive boosted charge transfer circuit

Zhenhai Chen1, 2, , Songren Huang1, 2, Hong Zhang3, Zongguang Yu1, 2 and Huicai Ji2

+ Author Affiliations

 Corresponding author: Chen Zhenhai, diaoyuds@126.com

DOI: 10.1088/1674-4926/34/3/035009

PDF

Abstract: A low power 10-bit 125-MSPS charge-domain (CD) pipelined analog-to-digital converter (ADC) based on MOS bucket-brigade devices (BBDs) is presented. A PVT insensitive boosted charge transfer (BCT) that is able to reject the charge error induced by PVT variations is proposed. With the proposed BCT, the common mode charge control circuit can be eliminated in the CD pipelined ADC and the system complexity is reduced remarkably. The prototype ADC based on the proposed BCT is realized in a 0.18 μm CMOS process, with power consumption of only 27 mW at 1.8-V supply and active die area of 1.04 mm2. The prototype ADC achieves a spurious free dynamic range (SFDR) of 67.7 dB, a signal-to-noise ratio (SNDR) of 57.3 dB, and an effective number of bits (ENOB) of 9.0 for a 3.79 MHz input at full sampling rate. The measured differential nonlinearity (DNL) and integral nonlinearity (INL) are +0.5/-0.3 LSB and +0.7/-0.55 LSB, respectively.

Key words: pipelined analog-to-digital converter, charge domain, low power, charge transfer circuit, charge comparator



[1]
Cai X B, Li F L, Zhang C, et al. A 12 bit 100 MS/s pipelined analog to digital converter without calibration. Journal of Semiconductors, 2010, 31(11):100 http://www.jos.ac.cn/bdtxbcn/ch/reader/view_abstract.aspx?file_no=10050602&flag=1
[2]
Ali A, Morgan A, Dillon C, et al. A 16-bit 250-MS/s IF sampling pipelined ADC with background calibration. IEEE J Solid-State Circuits, 2010, 45(12):2602 doi: 10.1109/JSSC.2010.2073194
[3]
Payne R, Corsi M, Smith D, et al. A 16-bit 100 to 160 MS/s SiGe BiCMOS pipelined ADC with 100 dBFS SFDR. IEEE J Solid-State Circuits, 2010, 45(12):2613 doi: 10.1109/JSSC.2010.2074650
[4]
Zhou L R, Luo L, Ye F, et al. A 12 bit 100 MS/s pipelined ADC with digital background calibration. Journal of Semiconductors, 2010, 31(11):109 http://www.jos.ac.cn/bdtxbcn/ch/reader/view_abstract.aspx?file_no=10050602&flag=1
[5]
Peter B, Franz K, Claus K, et al. A 14 b 100 MS/s digitally self-calibrated pipelined ADC in 0.13μm CMOS. ISSCC Dig Tech Papers, 2006:224 http://ieeexplore.ieee.org/abstract/document/4030785
[6]
Murmann B, Boser B. A 12-b 75 MS/s pipelined ADC using open-loop residue amplifier. ISSCC Dig Tech Papers, 2003:330 http://ieeexplore.ieee.org/document/1234320/
[7]
Li J, Moon U. Background calibration techniques for multi-stage pipelined ADC's with digital redundancy. IEEE Trans Circuits Syst Ⅱ, 2003, 50(9):531 doi: 10.1109/TCSII.2003.816921
[8]
Sepke T, Fiorenza J K, Sodini C G, et al. Comparator-based switched-capacitor circuits for scaled CMOS technologies. ISSCC Dig Tech Papers, 2006:220 http://ieeexplore.ieee.org/articleDetails.jsp?arnumber=4014611
[9]
Brooks L, Lee H S. A zero-crossing based 8-bit 200 MS/s pipelined ADC. IEEE J Solid-State Circuits, 2007, 42(12):2677 doi: 10.1109/JSSC.2007.908770
[10]
Buchanan J E. Bucket brigade analog-to-digital converter. US Patent, No. 4072938, 1978
[11]
Berglund C N. Analog performance limitations of charge transfer dynamic shift registers. IEEE J Solid-State Circuits, 1971, 6(6):391 doi: 10.1109/JSSC.1971.1050209
[12]
Anthony M, Kohler E, Kurtze J, et al. A process-scalable low-power charge-domain 13-bit pipeline ADC. Symposium on VLSI Circuits, Dig Tech Papers, 2008:222 http://ieeexplore.ieee.org/iel5/4573021/4585928/04586015.pdf?arnumber=4586015
[13]
Frey W. Bucket-brigade device with improved charge transfer. IET Electron Lett, 1973, 9(25):588 doi: 10.1049/el:19730435
[14]
Anthony M, Kurtze J. Charge domain pipelined analog to digital converter. US Patent, No. 7570192, 2009
[15]
Yoshioka M, Kudo M, Gotoh K, et al. A 10 b 125 MS/s 40 mW pipelined ADC in 0.18μm CMOS. ISSCC Dig Tech Papers, 2005:282 http://dblp.uni-trier.de/db/conf/aspdac/aspdac2011.html#BaoWYCZ11
[16]
Pratap N S, Ashish K, Chandrajit D, et al. 20 mW, 125 Msps, 10 bit pipelined ADC in 65 nm standard digital CMOS process. IEEE CICC Dig Tech Papers, 2007:189 doi: 10.1088/1674-4926/34/3/035009
[17]
Cheol C H, Ju K Y, Joo K W, et al. A 10 b 120 MS/s 108 mW 0.18μm CMOS ADC with a PVT-insensitive current reference. Analog Integrated Circuits and Signal Processing, 2009, 61(58):115 http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6800514
[18]
Lee K H, Lee S W, Kim Y J, et al. Ten-bit 100 MS/s 24.2 mW 0.8 mm2 0.18μm CMOS pipeline ADC based on maximal circuit sharing schemes. Electron Lett, 2009, 45(25):1296 doi: 10.1049/el.2009.2199
[19]
Shin C S, Ahn G C. A 10-bit 100-MS/s dual-channel pipelined ADC using dynamic memory effect cancellation technique. IEEE Trans Circuits Syst Ⅱ, 2011, 58(5):274 doi: 10.1109/TCSII.2011.2149130
Fig. 1.  BCTs and operation waveforms. (a) BCT in Ref. [12]. (b) The proposed BCT. (c) Schematic and simulated waveform of the proposed BCT.

DownLoad: Full-Size Img PowerPoint
Fig. 2.  Comparisons of simulation results under different conditions.

DownLoad: Full-Size Img PowerPoint
Fig. 3.  (a) Diagram of the CD pipelined ADC sub-stage and (b) its operation waveform.

DownLoad: Full-Size Img PowerPoint
Fig. 4.  Two stages of 1.5 bit/stage sub-stage with a working clock phase.

DownLoad: Full-Size Img PowerPoint
Fig. 5.  Block diagram of the CD pipelined ADC.

DownLoad: Full-Size Img PowerPoint
Fig. 6.  Circuit structure of S&H.

DownLoad: Full-Size Img PowerPoint
Fig. 7.  Structure and schematic of the charge comparator. (a) Circuit diagram. (b) Schematic of the charge sensor. (c) Schematic of the latched comparator.

DownLoad: Full-Size Img PowerPoint
Fig. 8.  Die photograph and measured results of the prototype ADC. (a) Die photograph. (b) FFT spectrum. (c) INL/DNL.

DownLoad: Full-Size Img PowerPoint
Fig. 9.  SFDR and SNR versus input frequency.

DownLoad: Full-Size Img PowerPoint
Fig. 10.  SFDR and SNR versus input level.

DownLoad: Full-Size Img PowerPoint

Table 1.   Performance summary.
[1]
Cai X B, Li F L, Zhang C, et al. A 12 bit 100 MS/s pipelined analog to digital converter without calibration. Journal of Semiconductors, 2010, 31(11):100 http://www.jos.ac.cn/bdtxbcn/ch/reader/view_abstract.aspx?file_no=10050602&flag=1
[2]
Ali A, Morgan A, Dillon C, et al. A 16-bit 250-MS/s IF sampling pipelined ADC with background calibration. IEEE J Solid-State Circuits, 2010, 45(12):2602 doi: 10.1109/JSSC.2010.2073194
[3]
Payne R, Corsi M, Smith D, et al. A 16-bit 100 to 160 MS/s SiGe BiCMOS pipelined ADC with 100 dBFS SFDR. IEEE J Solid-State Circuits, 2010, 45(12):2613 doi: 10.1109/JSSC.2010.2074650
[4]
Zhou L R, Luo L, Ye F, et al. A 12 bit 100 MS/s pipelined ADC with digital background calibration. Journal of Semiconductors, 2010, 31(11):109 http://www.jos.ac.cn/bdtxbcn/ch/reader/view_abstract.aspx?file_no=10050602&flag=1
[5]
Peter B, Franz K, Claus K, et al. A 14 b 100 MS/s digitally self-calibrated pipelined ADC in 0.13μm CMOS. ISSCC Dig Tech Papers, 2006:224 http://ieeexplore.ieee.org/abstract/document/4030785
[6]
Murmann B, Boser B. A 12-b 75 MS/s pipelined ADC using open-loop residue amplifier. ISSCC Dig Tech Papers, 2003:330 http://ieeexplore.ieee.org/document/1234320/
[7]
Li J, Moon U. Background calibration techniques for multi-stage pipelined ADC's with digital redundancy. IEEE Trans Circuits Syst Ⅱ, 2003, 50(9):531 doi: 10.1109/TCSII.2003.816921
[8]
Sepke T, Fiorenza J K, Sodini C G, et al. Comparator-based switched-capacitor circuits for scaled CMOS technologies. ISSCC Dig Tech Papers, 2006:220 http://ieeexplore.ieee.org/articleDetails.jsp?arnumber=4014611
[9]
Brooks L, Lee H S. A zero-crossing based 8-bit 200 MS/s pipelined ADC. IEEE J Solid-State Circuits, 2007, 42(12):2677 doi: 10.1109/JSSC.2007.908770
[10]
Buchanan J E. Bucket brigade analog-to-digital converter. US Patent, No. 4072938, 1978
[11]
Berglund C N. Analog performance limitations of charge transfer dynamic shift registers. IEEE J Solid-State Circuits, 1971, 6(6):391 doi: 10.1109/JSSC.1971.1050209
[12]
Anthony M, Kohler E, Kurtze J, et al. A process-scalable low-power charge-domain 13-bit pipeline ADC. Symposium on VLSI Circuits, Dig Tech Papers, 2008:222 http://ieeexplore.ieee.org/iel5/4573021/4585928/04586015.pdf?arnumber=4586015
[13]
Frey W. Bucket-brigade device with improved charge transfer. IET Electron Lett, 1973, 9(25):588 doi: 10.1049/el:19730435
[14]
Anthony M, Kurtze J. Charge domain pipelined analog to digital converter. US Patent, No. 7570192, 2009
[15]
Yoshioka M, Kudo M, Gotoh K, et al. A 10 b 125 MS/s 40 mW pipelined ADC in 0.18μm CMOS. ISSCC Dig Tech Papers, 2005:282 http://dblp.uni-trier.de/db/conf/aspdac/aspdac2011.html#BaoWYCZ11
[16]
Pratap N S, Ashish K, Chandrajit D, et al. 20 mW, 125 Msps, 10 bit pipelined ADC in 65 nm standard digital CMOS process. IEEE CICC Dig Tech Papers, 2007:189 doi: 10.1088/1674-4926/34/3/035009
[17]
Cheol C H, Ju K Y, Joo K W, et al. A 10 b 120 MS/s 108 mW 0.18μm CMOS ADC with a PVT-insensitive current reference. Analog Integrated Circuits and Signal Processing, 2009, 61(58):115 http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6800514
[18]
Lee K H, Lee S W, Kim Y J, et al. Ten-bit 100 MS/s 24.2 mW 0.8 mm2 0.18μm CMOS pipeline ADC based on maximal circuit sharing schemes. Electron Lett, 2009, 45(25):1296 doi: 10.1049/el.2009.2199
[19]
Shin C S, Ahn G C. A 10-bit 100-MS/s dual-channel pipelined ADC using dynamic memory effect cancellation technique. IEEE Trans Circuits Syst Ⅱ, 2011, 58(5):274 doi: 10.1109/TCSII.2011.2149130

    • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 2510 Times PDF downloads: 21 Times Cited by: 0 Times

    History

    Received: 17 June 2012 Revised: 24 September 2012 Online: Published: 01 March 2013

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Send
      Article Navigation >  Journal of Semiconductors  > 2013  >  34(3): 035009
      Zhenhai Chen, Songren Huang, Hong Zhang, Zongguang Yu, Huicai Ji. A 27-mW 10-bit 125-MSPS charge domain pipelined ADC with a PVT insensitive boosted charge transfer circuit[J]. Journal of Semiconductors, 2013, 34(3): 035009. doi: 10.1088/1674-4926/34/3/035009 ****Z H Chen, S R Huang, H Zhang, Z G Yu, H C Ji. A 27-mW 10-bit 125-MSPS charge domain pipelined ADC with a PVT insensitive boosted charge transfer circuit[J]. J. Semicond., 2013, 34(3): 035009. doi: 10.1088/1674-4926/34/3/035009.
      Citation:
      Zhenhai Chen, Songren Huang, Hong Zhang, Zongguang Yu, Huicai Ji. A 27-mW 10-bit 125-MSPS charge domain pipelined ADC with a PVT insensitive boosted charge transfer circuit[J]. Journal of Semiconductors, 2013, 34(3): 035009. doi: 10.1088/1674-4926/34/3/035009 ****
      Z H Chen, S R Huang, H Zhang, Z G Yu, H C Ji. A 27-mW 10-bit 125-MSPS charge domain pipelined ADC with a PVT insensitive boosted charge transfer circuit[J]. J. Semicond., 2013, 34(3): 035009. doi: 10.1088/1674-4926/34/3/035009.
      shu

      A 27-mW 10-bit 125-MSPS charge domain pipelined ADC with a PVT insensitive boosted charge transfer circuit

      DOI: 10.1088/1674-4926/34/3/035009
      • 1.

        Wide Bandgap Semiconductor Technology Disciplines State Key Laboratory, School of Microelectronics, Xidian University, Xi'an 710071, China

      • 2.

        China Electronic Technology Group Corporation, No. 58 Research Institute, Wuxi 214035, China

      • 3.

        School of Electronics and Information Engineering, Xi'an Jiaotong University, Xi'an 710049, China

      Funds:

      the 333 Talent Project of Jiangsu Province, China BRA2011115

      Project supported by the National Natural Science Foundation of China (No. 61106027) and the 333 Talent Project of Jiangsu Province, China (No. BRA2011115)

      the National Natural Science Foundation of China 61106027

      More Information
      • Corresponding author: Chen Zhenhai, diaoyuds@126.com
      • Received Date: 2012-06-17
      • Revised Date: 2012-09-24
      • Published Date: 2013-03-01

      Catalog

        Journal of Semiconductors © 2017 All Rights Reserved   京ICP备05085259号-2

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return