J. Semicond. > 2014, Volume 35 > Issue 4 > Article Number: 045009

A single-channel 10-bit 160 MS/s SAR ADC in 65 nm CMOS

Yuxiao Lu , , Lu Sun , Zhe Li and Jianjun Zhou

+ Author Affiliations + Find other works by these authors
  • Corresponding author: Yuxiao Lu, Lu Yuxiao, Email:iamluyuxiao@gmail.com
  • PDF

    Abstract: This paper demonstrates a single-channel 10-bit 160 MS/s successive-approximation-register (SAR) analog-to-digital converter (ADC) in 65 nm CMOS process with a 1.2 V supply voltage. To achieve high speed, a new window-opening logic based on the asynchronous SAR algorithm is proposed to minimize the logic delay, and a partial set-and-down DAC with binary redundancy bits is presented to reduce the dynamic comparator offset and accelerate the DAC settling. Besides, a new bootstrapped switch with a pre-charge phase is adopted in the track and hold circuits to increase speed and reduce area. The presented ADC achieves 52.9 dB signal-to-noise distortion ratio and 65 dB spurious-free dynamic range measured with a 30 MHz input signal at 160 MHz clock. The power consumption is 9.5 mW and a core die area of 250×200 μm2 is occupied.

    Key words: SAR ADCasynchronous clockSAR logicBootstrapped switch



    References:

    [1]

    Kull L, Toifl T, Schmatz M. A 3.1 mW 8 b 1.2 GS/s single-channel asynchronous SAR ADC with alternate comparators for enhanced speed in 32nm digital SOI CMOS[J]. IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2013: 468.

    [2]

    Lien Y C. A 4.5-mW 8-b 750-MS/s 2-b/step asynchronous subranged SAR ADC in 28-nm CMOS technology[J]. Symposium on VLSI Circuits (VLSIC), 2012: 88.

    [3]

    Tao J, Wing L, Zhong F Y. A single-channel, 1.25-GS/s, 6-bit, 6.08-mW asynchronous successive-approximation ADC with improved feedback delay in 40-nm CMOS[J]. IEEE J Solid-State Circuits, 2012, 47(10): 2444. doi: 10.1109/JSSC.2012.2204543

    [4]

    Liu C C, Chang S J, Huang G Y. A 10 b 100 MS/s 1.13 mW SAR ADC with binary-scaled error compensation[J]. IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010: 386.

    [5]

    Kuttner F. 1.2 V 10 b 20 MSample/s non-binary successive approximation ADC in 0.13μm CMOS[J]. IEEE International Solid-State Circuits Conference (ISSCC), 2002, 1: 176.

    [6]

    Liu W, Huang P, Chiu Y. A 12 b 22.5/45 MS/s 3.0 mW 0.059 mm2 CMOS SAR ADC achieving over 90 dB SFDR[J]. IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010: 380.

    [7]

    Hong H K, Kim W, Park S J. A 7 b 1 GS/s 7.2 mW nonbinary 2b/cycle SAR ADC with register-to-DAC direct control[J]. IEEE Custom Integrated Circuits Conference (CICC), 2012: 1.

    [8]

    Wei H, Chan C H, Chio U F. An 8-b 400-MS/s 2-b-per-cycle SAR ADC with resistive DAC[J]. IEEE J Solid-State Circuits, 2012, 47(11): 2763. doi: 10.1109/JSSC.2012.2214181

    [9]

    Saberi M, Lotfi R. Segmented architecture for successive approximation analog-to-digital converters[J]. IEEE Trans Very Large Scale Integration (VLSI) Systems, 2013, PP(99): 1.

    [10]

    Alpman E, Lakdawala H, Carley L R. A 1.1V 50mW 2.5GS/s 7b time-interleaved C-2C SAR ADC in 45nm LP digital CMOS[J]. IEEE International Solid-State Circuits Conference Digest of Technical Papers, 2009, 76: 77a.

    [11]

    Cao Z, Yan S, Li Y. A 32mW 1.25GS/s 6b 2b/step SAR ADC in 0.13μm CMOS[J]. IEEE International Solid-State Circuits Conference Digest of Technical Papers, 2008: 542.

    [12]

    Doris K, Janssen E, Nani C. A 480 mW 2.6 GS/s 10b time-interleaved ADC with 48.5 dB SNDR up to Nyquist in 65 nm CMOS[J]. IEEE J Solid-State Circuits, 2011, 46(12): 2821. doi: 10.1109/JSSC.2011.2164961

    [13]

    Huber D J, Chandler R J, Abidi A A. A 10b 160 MS/s 84 mW 1 V Subranging ADC in 90nm CMOS[J]. IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2007: 454.

    [14]

    Jeon Y D, Cho Y K, Nam J W. A 9.15mW 0.22 mm2 10b 204MS/s pipelined SAR ADC in 65nm CMOS[J]. IEEE Custom Integrated Circuits Conference (CICC), 2010: 1.

    [15]

    Zhu Y, Chan C H, Sin S W. A 50-fJ 10-b 160-MS/s pipelined-SAR ADC decoupled flip-around MDAC and self-embedded offset cancellation[J]. IEEE J Solid-State Circuits, 2012, 47(11): 2614. doi: 10.1109/JSSC.2012.2211695

    [16]

    Ma Jun, Guo Yawei, Wu Yue. A 1-V 10-bit 80-MS/s 1.6-mW SAR ADC in 65-nm GP CMOS[J]. Journal of Semiconductors, 2013, 34(8): 085014. doi: 10.1088/1674-4926/34/8/085014

    [1]

    Kull L, Toifl T, Schmatz M. A 3.1 mW 8 b 1.2 GS/s single-channel asynchronous SAR ADC with alternate comparators for enhanced speed in 32nm digital SOI CMOS[J]. IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2013: 468.

    [2]

    Lien Y C. A 4.5-mW 8-b 750-MS/s 2-b/step asynchronous subranged SAR ADC in 28-nm CMOS technology[J]. Symposium on VLSI Circuits (VLSIC), 2012: 88.

    [3]

    Tao J, Wing L, Zhong F Y. A single-channel, 1.25-GS/s, 6-bit, 6.08-mW asynchronous successive-approximation ADC with improved feedback delay in 40-nm CMOS[J]. IEEE J Solid-State Circuits, 2012, 47(10): 2444. doi: 10.1109/JSSC.2012.2204543

    [4]

    Liu C C, Chang S J, Huang G Y. A 10 b 100 MS/s 1.13 mW SAR ADC with binary-scaled error compensation[J]. IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010: 386.

    [5]

    Kuttner F. 1.2 V 10 b 20 MSample/s non-binary successive approximation ADC in 0.13μm CMOS[J]. IEEE International Solid-State Circuits Conference (ISSCC), 2002, 1: 176.

    [6]

    Liu W, Huang P, Chiu Y. A 12 b 22.5/45 MS/s 3.0 mW 0.059 mm2 CMOS SAR ADC achieving over 90 dB SFDR[J]. IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010: 380.

    [7]

    Hong H K, Kim W, Park S J. A 7 b 1 GS/s 7.2 mW nonbinary 2b/cycle SAR ADC with register-to-DAC direct control[J]. IEEE Custom Integrated Circuits Conference (CICC), 2012: 1.

    [8]

    Wei H, Chan C H, Chio U F. An 8-b 400-MS/s 2-b-per-cycle SAR ADC with resistive DAC[J]. IEEE J Solid-State Circuits, 2012, 47(11): 2763. doi: 10.1109/JSSC.2012.2214181

    [9]

    Saberi M, Lotfi R. Segmented architecture for successive approximation analog-to-digital converters[J]. IEEE Trans Very Large Scale Integration (VLSI) Systems, 2013, PP(99): 1.

    [10]

    Alpman E, Lakdawala H, Carley L R. A 1.1V 50mW 2.5GS/s 7b time-interleaved C-2C SAR ADC in 45nm LP digital CMOS[J]. IEEE International Solid-State Circuits Conference Digest of Technical Papers, 2009, 76: 77a.

    [11]

    Cao Z, Yan S, Li Y. A 32mW 1.25GS/s 6b 2b/step SAR ADC in 0.13μm CMOS[J]. IEEE International Solid-State Circuits Conference Digest of Technical Papers, 2008: 542.

    [12]

    Doris K, Janssen E, Nani C. A 480 mW 2.6 GS/s 10b time-interleaved ADC with 48.5 dB SNDR up to Nyquist in 65 nm CMOS[J]. IEEE J Solid-State Circuits, 2011, 46(12): 2821. doi: 10.1109/JSSC.2011.2164961

    [13]

    Huber D J, Chandler R J, Abidi A A. A 10b 160 MS/s 84 mW 1 V Subranging ADC in 90nm CMOS[J]. IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2007: 454.

    [14]

    Jeon Y D, Cho Y K, Nam J W. A 9.15mW 0.22 mm2 10b 204MS/s pipelined SAR ADC in 65nm CMOS[J]. IEEE Custom Integrated Circuits Conference (CICC), 2010: 1.

    [15]

    Zhu Y, Chan C H, Sin S W. A 50-fJ 10-b 160-MS/s pipelined-SAR ADC decoupled flip-around MDAC and self-embedded offset cancellation[J]. IEEE J Solid-State Circuits, 2012, 47(11): 2614. doi: 10.1109/JSSC.2012.2211695

    [16]

    Ma Jun, Guo Yawei, Wu Yue. A 1-V 10-bit 80-MS/s 1.6-mW SAR ADC in 65-nm GP CMOS[J]. Journal of Semiconductors, 2013, 34(8): 085014. doi: 10.1088/1674-4926/34/8/085014

    Search

    Advanced Search >>

    GET CITATION

    Y X Lu, L Sun, Z Li, J J Zhou. A single-channel 10-bit 160 MS/s SAR ADC in 65 nm CMOS[J]. J. Semicond., 2014, 35(4): 045009. doi: 10.1088/1674-4926/35/4/045009.

    Export: BibTex EndNote

    Article Metrics

    Article views: 2231 Times PDF downloads: 40 Times Cited by: 0 Times

    History

    Manuscript received: 09 September 2013 Manuscript revised: 09 October 2013 Online: Published: 01 April 2014

    Email This Article

    User name:
    Email:*请输入正确邮箱
    Code:*验证码错误