J. Semicond. > Volume 35 > Issue 8 > Article Number: 085004

A 2 GS/s 8-bit folding and interpolating ADC in 90 nm CMOS

Wenwei He 1, 2, , Qiao Meng 1, , , Yi Zhang 1, and Kai Tang 1,

+ Author Affiliations + Find other works by these authors

PDF

Abstract: A single-channel 2 GS/s 8-bit analog-to-digital converter in 90 nm CMOS process technology is presented. It utilizes cascade folding architecture, which incorporates an additional inter-stage sample-and-hold amplifier between the folding circuits to enhance the quantization time. It also uses the foreground on-chip digital-assisted calibration circuit to improve the linearity of the circuit. The post simulation results demonstrate that it has a differential nonlinearity < ±0.3 LSB and an integral nonlinearity < ±0.25 LSB at the Nyquist frequency. Moreover, 7.338 effective numbers of bits can be achieved at 2 GSPS. The whole chip area is 0.88×0.88 mm2 with the pad. It consumes 210 mW from a 1.2 V single supply.

Key words: folding and interpolatingSHAcomparatorforeground digital calibration circuit

Abstract: A single-channel 2 GS/s 8-bit analog-to-digital converter in 90 nm CMOS process technology is presented. It utilizes cascade folding architecture, which incorporates an additional inter-stage sample-and-hold amplifier between the folding circuits to enhance the quantization time. It also uses the foreground on-chip digital-assisted calibration circuit to improve the linearity of the circuit. The post simulation results demonstrate that it has a differential nonlinearity < ±0.3 LSB and an integral nonlinearity < ±0.25 LSB at the Nyquist frequency. Moreover, 7.338 effective numbers of bits can be achieved at 2 GSPS. The whole chip area is 0.88×0.88 mm2 with the pad. It consumes 210 mW from a 1.2 V single supply.

Key words: folding and interpolatingSHAcomparatorforeground digital calibration circuit



References:

[1]

Taft R C, Menkus C A, Tursi M R. A 1.8-V 1.6 GSample/s 8-b self-calibrating folding ADC with 7.26 ENOB at Nyquist frequency[J]. IEEE J Solid-State Circuits, 2004, 39(12): 2107. doi: 10.1109/JSSC.2004.836242

[2]

Zhang Yi, Meng Qiao, Huang Qing, et al. A track-and-hold amplifier for 1 GSps 8 bit ADC in 0. 18μm CMOS process. International Conference on Advanced Technologies for Communication (ATC), Hanoi, Vietnam, 2012: 5

[3]

Plassche R. Integrated analog-to-digital and digital-to-analog converters. Boston, MA: Kluwer, 1994

[4]

Allen P E, Holberg D R. CMOS analog circuit design. 2nd ed. New York Oxford University Press, 2002

[5]

Park S, Flynn M P. Design techniques for high performance CMOS flash analog-to-digital converters[J]. Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005: 131.

[6]

Figueiredo P M, Vital J C. Offset reduction techniques in high-speed analog-to-digital converters. Springer, 2009

[7]

Nikolic B, Oklobdzija V G, Stojanovic V. Improved sense-amplifier-based flip-flop:design and measurements[J]. IEEE J Solid-State Circuits, 2010, 35(6): 876.

[8]

Lee J, Choi M B, Park H J. A 7 b 1 GS/s 60 mW folding ADC in 65 nm CMOS[J]. International Digital Object Identifier SoC Design Conference (ISOCC), 2010: 338.

[9]

Taft R C, Francese P A, Tursi M R. A 1.8 V 1.0 GS/s 10 b self-calibrating unified-folding-interpolating ADC with 9.1 ENOB at Nyquist frequency[J]. IEEE J Solid-State Circuits, 2009, 44(12): 3294. doi: 10.1109/JSSC.2009.2032634

[10]

Nakajima Y, Sakaguchi A, Ohkido T. A background self-calibrated 6 b 2.7 GS/s ADC with cascade-calibrated folding-interpolating architecture[J]. IEEE J Solid-State Circuits, 2010, 45(4): 707. doi: 10.1109/JSSC.2010.2042249

[1]

Taft R C, Menkus C A, Tursi M R. A 1.8-V 1.6 GSample/s 8-b self-calibrating folding ADC with 7.26 ENOB at Nyquist frequency[J]. IEEE J Solid-State Circuits, 2004, 39(12): 2107. doi: 10.1109/JSSC.2004.836242

[2]

Zhang Yi, Meng Qiao, Huang Qing, et al. A track-and-hold amplifier for 1 GSps 8 bit ADC in 0. 18μm CMOS process. International Conference on Advanced Technologies for Communication (ATC), Hanoi, Vietnam, 2012: 5

[3]

Plassche R. Integrated analog-to-digital and digital-to-analog converters. Boston, MA: Kluwer, 1994

[4]

Allen P E, Holberg D R. CMOS analog circuit design. 2nd ed. New York Oxford University Press, 2002

[5]

Park S, Flynn M P. Design techniques for high performance CMOS flash analog-to-digital converters[J]. Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005: 131.

[6]

Figueiredo P M, Vital J C. Offset reduction techniques in high-speed analog-to-digital converters. Springer, 2009

[7]

Nikolic B, Oklobdzija V G, Stojanovic V. Improved sense-amplifier-based flip-flop:design and measurements[J]. IEEE J Solid-State Circuits, 2010, 35(6): 876.

[8]

Lee J, Choi M B, Park H J. A 7 b 1 GS/s 60 mW folding ADC in 65 nm CMOS[J]. International Digital Object Identifier SoC Design Conference (ISOCC), 2010: 338.

[9]

Taft R C, Francese P A, Tursi M R. A 1.8 V 1.0 GS/s 10 b self-calibrating unified-folding-interpolating ADC with 9.1 ENOB at Nyquist frequency[J]. IEEE J Solid-State Circuits, 2009, 44(12): 3294. doi: 10.1109/JSSC.2009.2032634

[10]

Nakajima Y, Sakaguchi A, Ohkido T. A background self-calibrated 6 b 2.7 GS/s ADC with cascade-calibrated folding-interpolating architecture[J]. IEEE J Solid-State Circuits, 2010, 45(4): 707. doi: 10.1109/JSSC.2010.2042249

[1]

Kai Tang, Qiao Meng, Zhigong Wang, Ting Guo. A low power 20 GHz comparator in 90 nm COMS technology. J. Semicond., 2014, 35(5): 055002. doi: 10.1088/1674-4926/35/5/055002

[2]

Liu Haitao, Meng Qiao, Wang Zhigong, Tang Kai. Effect of a reset-MOSFET in a high-speed comparator. J. Semicond., 2009, 30(7): 075002. doi: 10.1088/1674-4926/30/7/075002

[3]

Huang Zhenxing, Zhou Lei, Su Yongbo, Jin Zhi. A 20-GHz ultra-high-speed InP DHBT comparator. J. Semicond., 2012, 33(7): 075003. doi: 10.1088/1674-4926/33/7/075003

[4]

Yang Jinda, Wang Xianbiao, Li Li, Cheng Xu, Guo Yawei, Zeng Xiaoyang. A novel low-offset dynamic comparator for sub-1-V pipeline ADCs. J. Semicond., 2011, 32(8): 085005. doi: 10.1088/1674-4926/32/8/085005

[5]

Liu Ke, Yang Haigang. A CMOS Dynamic Comparator for Pipelined ADCs with Improved Speed/Power Ratio. J. Semicond., 2008, 29(1): 75.

[6]

Lei Qianqian, Xu Qiming, Chen Zhiming, Shi Yin, Lin Min, Jia Hailong. A high-performance low-power CMOS AGC for GPS application. J. Semicond., 2010, 31(2): 025005. doi: 10.1088/1674-4926/31/2/025005

[7]

Dong Li, Qiao Meng, Fei Li. A 10 bit 50 MS/s SAR ADC with partial split capacitor switching scheme in 0.18 μm CMOS. J. Semicond., 2016, 37(1): 015004. doi: 10.1088/1674-4926/37/1/015004

[8]

Yongzhen Chen, Chixiao Chen, Zemin Feng, Fan Ye, Junyan Ren. 14-bit 100 MS/s 121 mW pipelined ADC. J. Semicond., 2015, 36(6): 065008. doi: 10.1088/1674-4926/36/6/065008

[9]

Zhang Zhengping, Wang Yonglu, Huang Xingfa, Shen Xiaofeng, Zhu Can, Zhang Lei, Yu Jinshan, Zhang Ruitao. An ultra high-speed 8-bit timing interleave folding & interpolating analog-to-digital converter with digital foreground calibration technology. J. Semicond., 2011, 32(9): 095010. doi: 10.1088/1674-4926/32/9/095010

[10]

Yu Jinshan, Zhang Ruitao, Zhang Zhengping, Wang Yonglu, Zhu Can, Zhang Lei, Yu Zhou, Han Yong. A digital calibration technique for an ultra high-speed wide-bandwidth folding and interpolating analog-to-digital converter in 0.18-μm CMOS technology. J. Semicond., 2011, 32(1): 015006. doi: 10.1088/1674-4926/32/1/015006

[11]

Shubin Liu, Zhangming Zhu, Yintang Yang, Lianxi Liu. A high speed low power low offset dynamic comparator used in SHA-less pipelined ADC. J. Semicond., 2014, 35(5): 055008. doi: 10.1088/1674-4926/35/5/055008

[12]

Xiaofei Wang, Hong Zhang, Jie Zhang, Xin Du, Yue Hao. A SHA-less 14-bit, 100-MS/s pipelined ADC with comparator offset cancellation in background. J. Semicond., 2016, 37(3): 035002. doi: 10.1088/1674-4926/37/3/035002

[13]

Lu Yan, Lin Li, Xia Jiefeng, Ye Fan, Ren Junyan. An 8-b 300MS/s folding and interpolating ADC for embedded applications. J. Semicond., 2010, 31(6): 065015. doi: 10.1088/1674-4926/31/6/065015

[14]

Lin Li, Ren Junyan, Ye Fan. A 1.4-V 25-mW 600-MS/s 6-bit folding and interpolating ADC in 0.13-μm CMOS. J. Semicond., 2010, 31(2): 025009. doi: 10.1088/1674-4926/31/2/025009

[15]

Zhao Lei, Yang Yintang, Zhu Zhangming, Liu Lianxi. SHA-less architecture with enhanced accuracy for pipelined ADC. J. Semicond., 2012, 33(2): 025010. doi: 10.1088/1674-4926/33/2/025010

[16]

Sun Kexu, He Lenian. A fast combination calibration of foreground and background for pipelined ADCs. J. Semicond., 2012, 33(6): 065007. doi: 10.1088/1674-4926/33/6/065007

[17]

Liu Zhen, Jia Song, Wang Yuan, Ji Lijiu, Zhang Xing. Low-power CMOS fully-folding ADC with a mixed-averaging distributed T/H circuit. J. Semicond., 2009, 30(12): 125013. doi: 10.1088/1674-4926/30/12/125013

[18]

Tong Xingyuan, Zhu Zhangming, Yang Yintang. An offset cancellation technique in a switched-capacitor comparator for SAR ADCs. J. Semicond., 2012, 33(1): 015011. doi: 10.1088/1674-4926/33/1/015011

[19]

Fan Mingjun, Ren Junyan, Shu Guanghua, Guo Yao, Li Ning, Ye Fan, Xu Jun. A 12-bit 40-MS/s SHA-less pipelined ADC using a front-end RC matching technique. J. Semicond., 2011, 32(1): 015002. doi: 10.1088/1674-4926/32/1/015002

[20]

Xian Zhang, Xiaodong Cao, Xuelian Zhang. A 16-bit 1 MSPS SAR ADC with foreground calibration and residual voltage shift strategy. J. Semicond., 2020, 41(0): -1.

Search

Advanced Search >>

GET CITATION

W W He, Q Meng, Y Zhang, K Tang. A 2 GS/s 8-bit folding and interpolating ADC in 90 nm CMOS[J]. J. Semicond., 2014, 35(8): 085004. doi: 10.1088/1674-4926/35/8/085004.

Export: BibTex EndNote

Article Metrics

Article views: 974 Times PDF downloads: 20 Times Cited by: 0 Times

History

Manuscript received: 09 December 2013 Manuscript revised: 06 March 2014 Online: Published: 01 August 2014

Email This Article

User name:
Email:*请输入正确邮箱
Code:*验证码错误