SEMICONDUCTOR INTEGRATED CIRCUITS
Abstract: By research on the switch-signal theory for multiple-valued logic circuits, the theory of three essential elements and the principle of adiabatic circuits, a design scheme for a double power clock ternary clocked transmission gate adiabatic logic (DTCTGAL) circuit is presented. The energy injection and recovery can be conducted by the bootstrapped NMOSFET, which makes the circuit maintain the characteristics of energy recovery as well as multiple-valued input and output. An XOR/XNOR circuit based on DTCTGAL is also presented using this design scheme. Finally, using the parameters of a TSMC 0.25 μm CMOS device, PSPICE simulation results indicate that the proposed circuits have correct logic and significant low power characteristics.
Key words: multiple-valued logic, adiabatic, XOR/XNOR, low power, circuit design
| 1 |
Novel design techniques for noise-tolerant power-gated CMOS circuits Rumi Rastogi, Sujata Pandey Journal of Semiconductors, 2017, 38(1): 015001. doi: 10.1088/1674-4926/38/1/015001 |
| 2 |
Design of replica bit line control circuit to optimize power for SRAM Pengjun Wang, Keji Zhou, Huihong Zhang, Daohui Gong Journal of Semiconductors, 2016, 37(12): 125002. doi: 10.1088/1674-4926/37/12/125002 |
| 3 |
Jitendra Kanungo, S. Dasgupta Journal of Semiconductors, 2014, 35(9): 095001. doi: 10.1088/1674-4926/35/9/095001 |
| 4 |
A 5 Gb/s low power current-mode transmitter with pre-emphasis for serial links Junsheng Lü, Hao Ju, Mao Ye, Feng Zhang, Jianzhong Zhao, et al. Journal of Semiconductors, 2013, 34(7): 075002. doi: 10.1088/1674-4926/34/7/075002 |
| 5 |
Low power digitally controlled oscillator designs with a novel 3-transistor XNOR gate Manoj Kumar, Sandeep K. Arya, Sujata Pandey Journal of Semiconductors, 2012, 33(3): 035001. doi: 10.1088/1674-4926/33/3/035001 |
| 6 |
F. Djeffal, A. Ferdi, M. Chahdi Journal of Semiconductors, 2012, 33(9): 094001. doi: 10.1088/1674-4926/33/9/094001 |
| 7 |
Design and implementation of a programming circuit in radiation-hardened FPGA Wu Lihua, Han Xiaowei, Zhao Yan, Liu Zhongli, Yu Fang, et al. Journal of Semiconductors, 2011, 32(8): 085012. doi: 10.1088/1674-4926/32/8/085012 |
| 8 |
A 2.5-Gb/s fully-integrated, low-power clock and recovery circuit in 0.18-μm CMOS Zhang Changchun, Wang Zhigong, Shi Si, Guo Yufeng Journal of Semiconductors, 2010, 31(3): 035007. doi: 10.1088/1674-4926/31/3/035007 |
| 9 |
A high efficiency charge pump circuit for low power applications Feng Peng, Li Yunlong, Wu Nanjian Journal of Semiconductors, 2010, 31(1): 015009. doi: 10.1088/1674-4926/31/1/015009 |
| 10 |
A low power automatic gain control loop for a receiver Li Guofeng, Geng Zhiqing, Wu Nanjian Journal of Semiconductors, 2010, 31(9): 095009. doi: 10.1088/1674-4926/31/9/095009 |
| 11 |
Xu Bulu, Shao Bowen, Lin Xia, Yi Wei, Liu Yun, et al. Journal of Semiconductors, 2010, 31(9): 095007. doi: 10.1088/1674-4926/31/9/095007 |
| 12 |
Design of an ultra-low-power digital processor for passive UHF RFID tags Shi Wanggen, Zhuang Yiqi, Li Xiaoming, Wang Xianghua, Jin Zhao, et al. Journal of Semiconductors, 2009, 30(4): 045004. doi: 10.1088/1674-4926/30/4/045004 |
| 13 |
A novel on-chip high to low voltage power conversion circuit Wang Hui, Wang Songlin, Lai Xinquan, Ye Qiang, Mou Zaixin, et al. Journal of Semiconductors, 2009, 30(3): 035008. doi: 10.1088/1674-4926/30/3/035008 |
| 14 |
Ternary logic circuit design based on single electron transistors Wu Gang, Cai Li, Li Qin Journal of Semiconductors, 2009, 30(2): 025011. doi: 10.1088/1674-4926/30/2/025011 |
| 15 |
Design of Continuous-Time Filter with Adjustable Bandwidth Mo Bangxian, Xiang Bin, Chen Jianghua, Ni Xuewen Chinese Journal of Semiconductors , 2006, 27(S1): 332-334. |
| 16 |
A General Method in the Synthesis of Ternary Double Pass-Transistor Circuits Hang Guoqiang Chinese Journal of Semiconductors , 2006, 27(9): 1566-1571. |
| 17 |
Design and Analysis of Analog Front-End of Passive RFID Transponders Hu Jianyun, He Yan, Min Hao Chinese Journal of Semiconductors , 2006, 27(6): 999-1005. |
| 18 |
An Ultra-Low-Power Embedded EEPROM for Passive RFID Tags Yan Na, Tan Xi, Zhao Dixian, Min Hao Chinese Journal of Semiconductors , 2006, 27(6): 994-998. |
| 19 |
A Low Power SRAM/SOI Memory Cell Design Yu Yang, Zhao Qian, Shao Zhibiao Chinese Journal of Semiconductors , 2006, 27(2): 318-322. |
| 20 |
Synthesis Scheme for Low Power Designs Under Timing Constraints Wang Ling，Wen Dongxin, Yang Xiaozong，and Jiang Yingta Chinese Journal of Semiconductors , 2005, 26(2): 287-293. |
Article views: 4289 Times PDF downloads: 2138 Times Cited by: 0 Times
Received: 18 August 2015 Revised: 12 June 2009 Online: Published: 01 November 2009
| Citation: |
Wang Pengjun, Li Kunpeng, Mei Fengna. Design of a DTCTGAL circuit and its application[J]. Journal of Semiconductors, 2009, 30(11): 115006. doi: 10.1088/1674-4926/30/11/115006
****
Wang P J, Li K P, Mei F N. Design of a DTCTGAL circuit and its application[J]. J. Semicond., 2009, 30(11): 115006. doi: 10.1088/1674-4926/30/11/115006.
|
WeChat ID
Journal of Semiconductors © 2017 All Rights Reserved 京ICP备05085259号-2
DownLoad: