SEMICONDUCTOR INTEGRATED CIRCUITS
Liu Zhen, Jia Song, Wang Yuan, Ji Lijiu and Zhang Xing
Abstract: This paper describes an 8-bit 125MHz low-power CMOS fully-folding analog-to-digital converter (ADC). A novel mixed-averaging distributed T/H circuit is proposed to improve the accuracy. Folding circuits are not only used in the fine converter but also in the coarse one and in the bit synchronization block to reduce the number of comparators for low power. This ADC is implemented in 0.5 μm CMOS technology and occupies a die area of 2 × 1.5 mm2. The measured differential nonlinearity and integral nonlinearity are 0.6 LSB/–0.8 LSB and 0.9 LSB/–1.2 LSB, respectively. The ADC exhibits 44.3 dB of signal-to-noise plus distortion ratio and 53.5 dB of spurious-free dynamic range for 1 MHz input sine-wave. The power dissipation is 138 mW at a sampling rate of 125 MHz at a 5 V supply.
Key words: analog-to-digital converter
| 1 |
Subthreshold analog techniques Nanjian Wu Journal of Semiconductors, 2019, 40(2): 020204. doi: 10.1088/1674-4926/40/2/020204 |
| 2 |
The total ionizing dose effect in 12-bit, 125 MSPS analog-to-digital converters Xue Wu, Wu Lu, Yudong Li, Qi Guo, Xin Wang, et al. Journal of Semiconductors, 2014, 35(4): 044008. doi: 10.1088/1674-4926/35/4/044008 |
| 3 |
A 100-MHz bandpass sigma--delta modulator with a 75-dB dynamic range for IF receivers Yuan Yudan, Li Li, Chang Hong, Guo Yawei, Cheng Xu, et al. Journal of Semiconductors, 2011, 32(2): 025001. doi: 10.1088/1674-4926/32/2/025001 |
| 4 |
Zhang Zhengping, Wang Yonglu, Huang Xingfa, Shen Xiaofeng, Zhu Can, et al. Journal of Semiconductors, 2011, 32(9): 095010. doi: 10.1088/1674-4926/32/9/095010 |
| 5 |
A robust and simple two-mode digital calibration technique for pipelined ADC Yin Xiumei, Zhao Nan, Sekedi Bomeh Kobenge, Yang Huazhong Journal of Semiconductors, 2011, 32(3): 035001. doi: 10.1088/1674-4926/32/3/035001 |
| 6 |
A high-performance, low-power ΣΔ ADC for digital audio applications Luo Hao, Han Yan, Ray C. C. Cheung, Han Xiaoxia, Ma Shaoyu, et al. Journal of Semiconductors, 2010, 31(5): 055009. doi: 10.1088/1674-4926/31/5/055009 |
| 7 |
A high performance 90 nm CMOS SAR ADC with hybrid architecture Tong Xingyuan, Chen Jianming, Zhu Zhangming, Yang Yintang Journal of Semiconductors, 2010, 31(1): 015002. doi: 10.1088/1674-4926/31/1/015002 |
| 8 |
A low power 3.125 Gbps CMOS analog equalizer for serial links Ju Hao, Zhou Yumei, Jiao Yishu Journal of Semiconductors, 2010, 31(11): 115003. doi: 10.1088/1674-4926/31/11/115003 |
| 9 |
An 8-bit 180-kS/s differential SAR ADC with a time-domain comparator and 7.97-ENOB Fan Hua, Wei Qi, Kobenge Sekedi Bomeh, Yin Xiumei, Yang Huazhong, et al. Journal of Semiconductors, 2010, 31(9): 095011. doi: 10.1088/1674-4926/31/9/095011 |
| 10 |
A 12-bit 40 MS/s pipelined ADC with over 80 dB SFDR Wei Qi, Yin Xiumei, Han Dandan, Yang Huazhong Journal of Semiconductors, 2010, 31(2): 025007. doi: 10.1088/1674-4926/31/2/025007 |
| 11 |
A low power 12-b 40-MS/s pipeline ADC Yin Xiumei, Wei Qi, Xu Lai, Yang Huazhong Journal of Semiconductors, 2010, 31(3): 035006. doi: 10.1088/1674-4926/31/3/035006 |
| 12 |
An 8-bit 100-MS/s pipelined ADC without dedicated sample-and-hold amplifier Zhang Zhang, Yuan Yudan, Guo Yawei, Cheng Xu, Zeng Xiaoyang, et al. Journal of Semiconductors, 2010, 31(7): 075006. doi: 10.1088/1674-4926/31/7/075006 |
| 13 |
Low-power switched-capacitor delta-sigma modulator for EEG recording applications Chen Jin, Zhang Xu, Chen Hongda Journal of Semiconductors, 2010, 31(7): 075009. doi: 10.1088/1674-4926/31/7/075009 |
| 14 |
A 12 bit 100 MS/s pipelined analog to digital converter without calibration Cai Xiaobo, Li Fule, Zhang Chun, Wang Zhihua Journal of Semiconductors, 2010, 31(11): 115007. doi: 10.1088/1674-4926/31/11/115007 |
| 15 |
A 13-bit, 8 MSample/s pipeline A/D converter Guo Dandan, Li Fule, Zhang Chun, Wang Zhihua Journal of Semiconductors, 2009, 30(2): 025006. doi: 10.1088/1674-4926/30/2/025006 |
| 16 |
A 1-V 60-μW 85-dB dynamic range continuous-time third-order sigma–delta modulator Li Yuanwen, Qi Da, Dong Yifeng, Xu Jun, Ren Junyan, et al. Journal of Semiconductors, 2009, 30(12): 125011. doi: 10.1088/1674-4926/30/12/125011 |
| 17 |
A 1.8V 10bit 100Msps Pipelined Analog to Digital Converter Long Shanli, Shi Longxing, Wu Jianhui, Wang Pei Journal of Semiconductors, 2008, 29(5): 923-929. |
| 18 |
Mismatch Calibration Techniques in Successive Approximation Analog-to-Digital Converters Wang Pei, Long Shanli, Wu Jianhui Chinese Journal of Semiconductors , 2007, 28(9): 1369-1374. |
| 19 |
Design and Analysis of Analog Front-End of Passive RFID Transponders Hu Jianyun, He Yan, Min Hao Chinese Journal of Semiconductors , 2006, 27(6): 999-1005. |
| 20 |
A Novel Sampling Switch Suitable for Low-Voltage Analog-to-Digital Converters Peng Yunfeng, Zhou Feng Chinese Journal of Semiconductors , 2006, 27(8): 1367-1372. |
Article views: 4846 Times PDF downloads: 2267 Times Cited by: 0 Times
Received: 18 August 2015 Revised: 19 August 2009 Online: Published: 01 December 2009
| Citation: |
Liu Zhen, Jia Song, Wang Yuan, Ji Lijiu, Zhang Xing. Low-power CMOS fully-folding ADC with a mixed-averaging distributed T/H circuit[J]. Journal of Semiconductors, 2009, 30(12): 125013. doi: 10.1088/1674-4926/30/12/125013
****
Liu Z, Jia S, Wang Y, Ji L J, Zhang X. Low-power CMOS fully-folding ADC with a mixed-averaging distributed T/H circuit[J]. J. Semicond., 2009, 30(12): 125013. doi: 10.1088/1674-4926/30/12/125013.
|
WeChat ID
Journal of Semiconductors © 2017 All Rights Reserved 京ICP备05085259号-2
DownLoad: