J. Semicond. > 2009, Volume 30 > Issue 4 > 044004

SEMICONDUCTOR DEVICES

Degradation of ultra-thin gate oxide LDD NMOSFET under GIDL stress

Hu Shigang, Hao Yue, Cao Yanrong, Ma Xiaohua, Wu Xiaofeng, Chen Chi and Zhou Qingjun

+ Author Affiliations
DOI: 10.1088/1674-4926/30/4/044004

PDF

Abstract: The degradation of device under GIDL (gate-induced drain leakage current) stress has been studied using LDD NMOSFETs with 1.4 nm gate oxides. Experimental result shows that the degradation of device parameters depends more strongly on Vd than on Vg. The characteristics of the GIDL current are used to analyze the damage generated during the stress. It is clearly found that the change of GIDL current before and after stress can be divided into two stages. The trapping of holes in the oxide is dominant in the first stage, but that of electrons in the oxide is dominant in the second stage. It is due to the common effects of edge direct tunneling and band-to-band tunneling. SILC (stress induced leakage current) in the NMOSFET decreases with increasing stress time under GIDL stress. The degradation characteristic of SILC also shows saturating time dependence. SILC is strongly dependent on the measured gate voltage. The higher the measured gate voltage, the less serious the degradation of the gate current. A likely mechanism is presented to explain the origin of SILC during GIDL stress.

Key words: GIDL interface traps direct tunneling

1

Physical insights into trapping effects on vertical GaN-on-Si trench MOSFETs from TCAD

Nicolò Zagni, Manuel Fregolent, Andrea Del Fiol, Davide Favero, Francesco Bergamin, et al.

Journal of Semiconductors, 2024, 45(3): 032501. doi: 10.1088/1674-4926/45/3/032501

2

Performance analysis of SiGe double-gate N-MOSFET

A. Singh, D. Kapoor, R. Sharma

Journal of Semiconductors, 2017, 38(4): 044003. doi: 10.1088/1674-4926/38/4/044003

3

Direct evidence of traps controlling the carriers transport in SnO2 nanobelts

Olivia M. Berengue, Adenilson J. Chiquito

Journal of Semiconductors, 2017, 38(12): 122001. doi: 10.1088/1674-4926/38/12/122001

4

Direct tunneling gate current model for symmetric double gate junctionless transistor with SiO2/high-k gate stacked dielectric

S. Intekhab Amin, R. K. Sarin

Journal of Semiconductors, 2016, 37(3): 034001. doi: 10.1088/1674-4926/37/3/034001

5

An improved analytical model of 4H-SiC MESFET incorporating bulk and interface trapping effects

M. Hema Lata Rao, N. V. L. Narasimha Murty

Journal of Semiconductors, 2015, 36(1): 014004. doi: 10.1088/1674-4926/36/1/014004

6

Effects of interface trap density on the electrical performance of amorphous InSnZnO thin-film transistor

Yongye Liang, Kyungsoo Jang, S. Velumani, Cam Phu Thi Nguyen, Junsin Yi, et al.

Journal of Semiconductors, 2015, 36(2): 024007. doi: 10.1088/1674-4926/36/2/024007

7

Analytical modeling of the direct tunneling current through high-k gate stacks for long-channel cylindrical surrounding-gate MOSFETs

Lina Shi, Yiqi Zhuang, Cong Li, Dechang Li

Journal of Semiconductors, 2014, 35(3): 034009. doi: 10.1088/1674-4926/35/3/034009

8

Effect of tunneling current on the noise characteristics of a 4H-SiC Read Avalanche diode

Deepak K. Karan, Pranati Panda, G. N. Dash

Journal of Semiconductors, 2013, 34(1): 014001. doi: 10.1088/1674-4926/34/1/014001

9

Effect of underlap and gate length on device performance of an AlInN/GaN underlap MOSFET

Hemant Pardeshi, Sudhansu Kumar Pati, Godwin Raj, N Mohankumar, Chandan Kumar Sarkar, et al.

Journal of Semiconductors, 2012, 33(12): 124001. doi: 10.1088/1674-4926/33/12/124001

10

CMOS linear-in-dB VGA with DC offset cancellation for direct-conversion receivers

Lei Qianqian, Chen Zhiming, Shi Yin, Chu Xiaojie, Gong Zheng, et al.

Journal of Semiconductors, 2011, 32(10): 105008. doi: 10.1088/1674-4926/32/10/105008

11

GIDL current degradation in LDD nMOSFET under hot hole stress

Chen Haifeng, Ma Xiaohua, Guo Lixin, Du Huimin

Journal of Semiconductors, 2011, 32(11): 114001. doi: 10.1088/1674-4926/32/11/114001

12

Impurity Deionization Effects on Surface Recombination DC Current–Voltage Characteristics in MOS Transistors

Chen Zuhui, Jie Binbin, Sah Chihtang

Journal of Semiconductors, 2010, 31(12): 121001. doi: 10.1088/1674-4926/31/12/121001

13

A widely tunable continuous-time LPF for a direct conversion DBS tuner

Chen Bei, Chen Fangxiong, Ma Heping, Shi Yin, Dai F F, et al.

Journal of Semiconductors, 2009, 30(2): 025009. doi: 10.1088/1674-4926/30/2/025009

14

Degradation of nMOS and pMOSFETs with Ultrathin Gate Oxide Under DT Stress

Hu Shigang, Hao Yue, Ma Xiaohua, Cao Yanrong, Chen Chi, et al.

Journal of Semiconductors, 2008, 29(11): 2136-2142.

15

Study of NiSi/Si Interface by Cross-Section Transmission Electron Microscopy

Jiang Yulong, Ru Guoping, Qu Xinping, Li Bingzong

Chinese Journal of Semiconductors , 2006, 27(2): 223-228.

16

AFM and XPS Study on the Surface and Interface States of CuPc and SiO2 Films

Chen Jinhuo, Wang Yongshun, Zhu Haihua, Hu Jiaxing, Zhang Fujia, et al.

Chinese Journal of Semiconductors , 2006, 27(8): 1360-1366.

17

A DC-Offset Cancellation Scheme in a Direct-Conversion Receiver for IEEE 802.11a WLAN

Xu Qiming, Shi Yin, Gao Peng, Hu Xueqing, Yan Jun, et al.

Chinese Journal of Semiconductors , 2006, 27(4): 653-657.

18

Direct Tunneling Effect in SiC Schottky Contacts

Tang Xiaoyan, Zhang Yimen, Zhang Yuming, Guo Hui, Zhang Lin, et al.

Chinese Journal of Semiconductors , 2006, 27(1): 174-177.

19

Design and Realization of Resonant Tunneling Diodes with New Material Structure

Wang Jianlin, Wang Liangchen, Zeng Yiping, Liu Zhongli, Yang Fuhua, et al.

Chinese Journal of Semiconductors , 2005, 26(1): 1-5.

20

Characteristics of I sub,max Stress in 90nm-Technology nMOSFETs

Chen Haifeng, Ma Xiaohua, Hao Yue, Cao Yanrong, Huang Jianfang, et al.

Chinese Journal of Semiconductors , 2005, 26(12): 2411-2415.

  • Search

    Advanced Search >>

    GET CITATION

    Hu Shigang, Hao Yue, Cao Yanrong, Ma Xiaohua, Wu Xiaofeng, Chen Chi, Zhou Qingjun. Degradation of ultra-thin gate oxide LDD NMOSFET under GIDL stress[J]. Journal of Semiconductors, 2009, 30(4): 044004. doi: 10.1088/1674-4926/30/4/044004
    Hu S G, Hao Y, Cao Y R, Ma X H, Wu X F, Chen C, Zhou Q J. Degradation of ultra-thin gate oxide LDD NMOSFET under GIDL stress[J]. J. Semicond., 2009, 30(4): 044004. doi:  10.1088/1674-4926/30/4/044004.
    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 4476 Times PDF downloads: 3107 Times Cited by: 0 Times

    History

    Received: 18 August 2015 Revised: 14 October 2008 Online: Published: 01 April 2009

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Hu Shigang, Hao Yue, Cao Yanrong, Ma Xiaohua, Wu Xiaofeng, Chen Chi, Zhou Qingjun. Degradation of ultra-thin gate oxide LDD NMOSFET under GIDL stress[J]. Journal of Semiconductors, 2009, 30(4): 044004. doi: 10.1088/1674-4926/30/4/044004 ****Hu S G, Hao Y, Cao Y R, Ma X H, Wu X F, Chen C, Zhou Q J. Degradation of ultra-thin gate oxide LDD NMOSFET under GIDL stress[J]. J. Semicond., 2009, 30(4): 044004. doi:  10.1088/1674-4926/30/4/044004.
      Citation:
      Hu Shigang, Hao Yue, Cao Yanrong, Ma Xiaohua, Wu Xiaofeng, Chen Chi, Zhou Qingjun. Degradation of ultra-thin gate oxide LDD NMOSFET under GIDL stress[J]. Journal of Semiconductors, 2009, 30(4): 044004. doi: 10.1088/1674-4926/30/4/044004 ****
      Hu S G, Hao Y, Cao Y R, Ma X H, Wu X F, Chen C, Zhou Q J. Degradation of ultra-thin gate oxide LDD NMOSFET under GIDL stress[J]. J. Semicond., 2009, 30(4): 044004. doi:  10.1088/1674-4926/30/4/044004.

      Degradation of ultra-thin gate oxide LDD NMOSFET under GIDL stress

      DOI: 10.1088/1674-4926/30/4/044004
      • Received Date: 2015-08-18
      • Accepted Date: 2008-09-16
      • Revised Date: 2008-10-14
      • Published Date: 2009-04-07

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return