
SEMICONDUCTOR INTEGRATED CIRCUITS
Zheng Yongzheng, Li Weinan, Xia Lingli, Huang Yumei and Hong Zhiliang
Abstract: A fully integrated phase-locked loop (PLL) is presented for a single quadrature output frequency of 3.96 GHz. The proposed PLL can be applied to mode-1 MB-OFDM UWB hopping carrier generation. An adaptive frequency calibration loop is incorporated into the PLL. The capacitance area in the loop filter is largely reduced through a capacitor multiplier. Implemented in a CMOS process, this PLL draws 13.0 mA current from a single 1.2 V supply while occupying 0.55 mm2 die area.Measurement results show that the PLL achieves a phase noise of –70 dBc/Hz at 10 kHz offset and –113 dBc/Hz at 1 MHz offset. The integrated RMS jitter from 1 kHz to 10 MHz is 2.2 ps. The reference spur level is less than –68 dBc.
Key words: phase-locked loop, adaptive frequency calibration, loop ?lter, CMOS, UWB
1 |
High performance QVCO design with series coupling in CMOS technology Cai Li, Huang Lu, Ying Yutong, Fu Zhongqian, Wang Weidong, et al. Journal of Semiconductors, 2011, 32(11): 115004. doi: 10.1088/1674-4926/32/11/115004 |
2 |
A low-voltage low-power CMOS voltage reference based on subthreshold MOSFETs Wang Honglai, Zhang Xiaoxing, Dai Yujie, Lü Yingjie, Toshimasa Matsuoka, et al. Journal of Semiconductors, 2011, 32(8): 085009. doi: 10.1088/1674-4926/32/8/085009 |
3 |
A highly linear fully integrated CMOS power amplifier with an analog predistortion technique Jin Boshi, Li Lewei, Wu Qun, Yang Guohui, Zhang Kuang, et al. Journal of Semiconductors, 2011, 32(5): 054006. doi: 10.1088/1674-4926/32/5/054006 |
4 |
A low spur, low jitter 10-GHz phase-locked loop in 0.13-μm CMOS technology Mei Niansong, Sun Yu, Lu Bo, Pan Yaohua, Huang Yumei, et al. Journal of Semiconductors, 2011, 32(3): 035004. doi: 10.1088/1674-4926/32/3/035004 |
5 |
A 6-9 GHz 5-band CMOS synthesizer for MB-OFDM UWB Chen Pufeng, Li Zhiqiang, Wang Xiaosong, Zhang Haiying, Ye Tianchun, et al. Journal of Semiconductors, 2010, 31(7): 075001. doi: 10.1088/1674-4926/31/7/075001 |
6 |
Short locking time and low jitter phase-locked loop based on slope charge pump control Guo Zhongjie, Liu Youbao, Wu Longsheng, Wang Xihu, Tang Wei, et al. Journal of Semiconductors, 2010, 31(10): 105002. doi: 10.1088/1674-4926/31/10/105002 |
7 |
A low power high gain UWB LNA in 0.18-μm CMOS Cai Li, Fu Zhongqian, Huang Lu Journal of Semiconductors, 2009, 30(11): 115004. doi: 10.1088/1674-4926/30/11/115004 |
8 |
A low power 3–5 GHz CMOS UWB receiver front-end Li Weinan, Huang Yumei, Hong Zhiliang Journal of Semiconductors, 2009, 30(3): 035005. doi: 10.1088/1674-4926/30/3/035005 |
9 |
Low-power wide-locking-range injection-locked frequency divider for OFDM UWB systems Yin Jiangwei, Li Ning, Zheng Renliang, Li Wei, Ren Junyan, et al. Journal of Semiconductors, 2009, 30(5): 055003. doi: 10.1088/1674-4926/30/5/055003 |
10 |
Transient Characteristic Analysis of a Double-Gate Dual-Strained-Channel SOI CMOS Sun Liwei, Gao Yong, Yang Yuan, Liu Jing Journal of Semiconductors, 2008, 29(8): 1566-1569. |
11 |
Analysis and Modeling of Broadband CMOS Monolithic Balun up to Millimeter-Wave Frequencies Xia Jun, Wang Zhigong, Wu Xiushan, Li Wei Journal of Semiconductors, 2008, 29(3): 467-472. |
12 |
A Monolithic Integrated CMOS Thermal Vacuum Sensor Zhang Fengtian, Tang Zhen'an, Wang Jiaqi, Yu Jun Journal of Semiconductors, 2008, 29(6): 1103-1107. |
13 |
An Embedded 1.8V 10bit 120MS/s CMOS Current Steering Digital-to-Analog Converter IP Core Zhu Zhangming, Li Yani, Yang Yintang Journal of Semiconductors, 2008, 29(3): 588-592. |
14 |
A CMOS Down-Converting Mixer For OFDM UWB Receivers Hu Jiasheng, Li Wei, Li Ning Journal of Semiconductors, 2008, 29(4): 800-805. |
15 |
Low-Power CMOS IC for Function Electrical Stimulation of Nerves Li Wenyuan, Wang Zhigong, 张震宇 Chinese Journal of Semiconductors , 2007, 28(3): 393-397. |
16 |
12Gb/s 0.25μm CMOS Low-Power 1∶4 Demultiplexer Ding Jingfeng, Wang Zhigong, Zhu En, Zhang Li, Wang Gui, et al. Chinese Journal of Semiconductors , 2006, 27(1): 19-23. |
17 |
A Novel Offset-Cancellation Technique for Low Voltage CMOS Differential Amplifiers Han Shuguang, Chi Baoyong, Wang Zhihua Chinese Journal of Semiconductors , 2006, 27(5): 778-782. |
18 |
An Integrated Four Quadrant CMOS Analog Multiplier Huo Mingxue, Tan Xiaoyun, Liu Xiaowei, Wang Yonggang, Ren Lianfeng, et al. Chinese Journal of Semiconductors , 2006, 27(S1): 335-339. |
19 |
A Low-Power High-Frequency CMOS Peak Detector Li Xuechu, Gao Qingyun, Qin Shicai Chinese Journal of Semiconductors , 2006, 27(10): 1707-1710. |
20 |
Measurements of Optical Characterization for CMOS Song Min, Zheng Yaru, Lu Yongjun, Qu Yanling, Song Limin, et al. Chinese Journal of Semiconductors , 2005, 26(12): 2407-2410. |
Article views: 4034 Times PDF downloads: 2691 Times Cited by: 0 Times
Received: 18 August 2015 Revised: 02 February 2009 Online: Published: 01 July 2009
Citation: |
Zheng Yongzheng, Li Weinan, Xia Lingli, Huang Yumei, Hong Zhiliang. A 3.96 GHz phase-locked loop for mode-1 MB-OFDM UWB hopping carrier generation[J]. Journal of Semiconductors, 2009, 30(7): 075003. doi: 10.1088/1674-4926/30/7/075003
****
Zheng Y Z, Li W N, Xia L L, Huang Y M, Hong Z L. A 3.96 GHz phase-locked loop for mode-1 MB-OFDM UWB hopping carrier generation[J]. J. Semicond., 2009, 30(7): 075003. doi: 10.1088/1674-4926/30/7/075003.
|
Journal of Semiconductors © 2017 All Rights Reserved 京ICP备05085259号-2