A dual-mode analog baseband with digital-assisted DC-offset calibration for WCDMA/GSM receivers

Xie Renzhong; Jiang Chen; Li Weinan; Huang Yumei; Hong Zhiliang

doi:10.1088/1674-4926/32/12/125001

J. Semicond. > 2011, Volume 32 > Issue 12 > 125001

SEMICONDUCTOR INTEGRATED CIRCUITS

A dual-mode analog baseband with digital-assisted DC-offset calibration for WCDMA/GSM receivers

Xie Renzhong, Jiang Chen, Li Weinan, Huang Yumei and Hong Zhiliang

+ Author Affiliations

DOI: 10.1088/1674-4926/32/12/125001

Abstract: A dual-mode analog baseband with digital-assisted DC-offset calibration (DCOC) for WCDMA/GSM receiver is presented. A digital-assisted DCOC is proposed to solve the DC-offset problem by removing the DC-offset component only. This method has no bandwidth sacrifice. After calibration the measured output residual offset voltage is within 5 mV at most gain settings and the IIP₂ is more than 60 dBm. The baseband is designed to be reconfigurable at bandwidths of 200 kHz and 2.1 MHz. Total baseband gain can be programmed from 6 to 54 dB. The chip is manufactured with 0.13 μm CMOS technology and consumes 10 mA from a 1.5 V supply in the GSM mode including an on-chip buffer while the core area occupies 1.2 mm².

Key words: analog baseband

[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[9]

1	Subthreshold analog techniques Nanjian Wu Journal of Semiconductors, 2019, 40(2): 020204. doi: 10.1088/1674-4926/40/2/020204
2	Impact of underlap spacer region variation on electrostatic and analog performance of symmetrical high-k SOI FinFET at 20 nm channel length Neeraj Jain, Balwinder Raj Journal of Semiconductors, 2017, 38(12): 122002. doi: 10.1088/1674-4926/38/12/122002
3	Dual material gate doping-less tunnel FET with hetero gate dielectric for enhancement of analog/RF performance Sunny Anand, R.K. Sarin Journal of Semiconductors, 2017, 38(2): 024001. doi: 10.1088/1674-4926/38/2/024001
4	High-stage analog accumulator for TDI CMOS image sensors Jianxin Li, Fujun Huang, Yong Zong, Jing Gao Journal of Semiconductors, 2016, 37(2): 025001. doi: 10.1088/1674-4926/37/2/025001
5	A multi-channel analog IC for in vitro neural recording Feng Yuan, Zhigong Wang, Xiaoying Lü Journal of Semiconductors, 2016, 37(2): 025007. doi: 10.1088/1674-4926/37/2/025007
6	The impact of gate misalignment on the analog performance of a dual-material double gate junctionless transistor S. Intekhab Amin, R. K. Sarin Journal of Semiconductors, 2015, 36(9): 094001. doi: 10.1088/1674-4926/36/9/094001
7	A continuously and widely tunable analog baseband chain with digital-assisted calibration for multi-standard DBS applications Songting Li, Jiancheng Li, Xiaochen Gu, Hongyi Wang Journal of Semiconductors, 2013, 34(6): 065009. doi: 10.1088/1674-4926/34/6/065009
8	CMOS analog baseband circuitry for an IEEE 802.11 b/g/n WLAN transceiver Gong Zheng, Chu Xiaojie, Lei Qianqian, Lin Min, Shi Yin, et al. Journal of Semiconductors, 2012, 33(11): 115001. doi: 10.1088/1674-4926/33/11/115001
9	A 4th-order reconfigurable analog baseband filter for software-defined radio applications Wang Weiwei, Chang Xuegui, Wang Xiao, Han Kefeng, Tan Xi, et al. Journal of Semiconductors, 2011, 32(4): 045008. doi: 10.1088/1674-4926/32/4/045008
10	A baseband LPF for GSM, TD-SCDMA and WCDMA multi-mode transmitters Yu Yongchang, Han Kefeng, Wang Lifang, Tan Xi, Min Hao, et al. Journal of Semiconductors, 2011, 32(2): 025003. doi: 10.1088/1674-4926/32/2/025003
11	A reconfigurable analog baseband circuit for WLAN, WCDMA, and Bluetooth Tong Tao, Chi Baoyong, Wang Ziqiang, Zhang Ying, Jiang Hanjun, et al. Journal of Semiconductors, 2010, 31(5): 055010. doi: 10.1088/1674-4926/31/5/055010
12	A reconfigurable OTA-C baseband filter with wide digital tuning for GNSS receivers Pan Wenguang, Ma Chengyan, Gan Yebing, Ye Tianchun Journal of Semiconductors, 2010, 31(9): 095006. doi: 10.1088/1674-4926/31/9/095006
13	Design of an analog front-end for ambulatory biopotential measurement systems Wang Jiazhen, Xu Jun, Zheng Lirong, Ren Junyan Journal of Semiconductors, 2010, 31(10): 105004. doi: 10.1088/1674-4926/31/10/105004
14	A 12 bit 100 MS/s pipelined analog to digital converter without calibration Cai Xiaobo, Li Fule, Zhang Chun, Wang Zhihua Journal of Semiconductors, 2010, 31(11): 115007. doi: 10.1088/1674-4926/31/11/115007
15	A low power 3.125 Gbps CMOS analog equalizer for serial links Ju Hao, Zhou Yumei, Jiao Yishu Journal of Semiconductors, 2010, 31(11): 115003. doi: 10.1088/1674-4926/31/11/115003
16	The Bipolar Field-Effect Transistor: VII. The Unipolar Current Mode for Analog-RF Operation (Two-MOS-Gates on Pure-Base) Jie Binbin, Sah Chih-Tang Journal of Semiconductors, 2009, 30(3): 031001. doi: 10.1088/1674-4926/30/3/031001
17	A Novel Sampling Switch Suitable for Low-Voltage Analog-to-Digital Converters Peng Yunfeng, Zhou Feng Chinese Journal of Semiconductors , 2006, 27(8): 1367-1372.
18	Design and Analysis of Analog Front-End of Passive RFID Transponders Hu Jianyun, He Yan, Min Hao Chinese Journal of Semiconductors , 2006, 27(6): 999-1005.
19	A Signal-Flow Driven Automatic Physical Synthesis Methodology for Analog Circuits Chinese Journal of Semiconductors , 2005, 26(4): 689-696.
20	Noise Analysis of Analog Correlator Tu Chunjiang, Liu Bo’an，and Chen Hongyi Chinese Journal of Semiconductors , 2005, 26(3): 480-486.

Search

GET CITATION

shu

Export: BibTex EndNote

Article Metrics

Article views: 4197 Times PDF downloads: 2306 Times Cited by: 0 Times

History

Received: 20 August 2015 Revised: 12 July 2011 Online: Published: 01 December 2011

A dual-mode analog baseband with digital-assisted DC-offset calibration (DCOC) for WCDMA/GSM receiver is presented. A digital-assisted DCOC is proposed to solve the DC-offset problem by removing the DC-offset component only. This method has no bandwidth sacrifice. After calibration the measured output residual offset voltage is within 5 mV at most gain settings and the IIP₂ is more than 60 dBm. The baseband is designed to be reconfigurable at bandwidths of 200 kHz and 2.1 MHz. Total baseband gain can be programmed from 6 to 54 dB. The chip is manufactured with 0.13 μm CMOS technology and consumes 10 mA from a 1.5 V supply in the GSM mode including an on-chip buffer while the core area occupies 1.2 mm².

A dual-mode analog baseband with digital-assisted DC-offset calibration for WCDMA/GSM receivers

Search

GET CITATION

Share:

Article Metrics

History

Catalog

Email This Article

A dual-mode analog baseband with digital-assisted DC-offset calibration for WCDMA/GSM receivers

DOI: 10.1088/1674-4926/32/12/125001

Abstract

References

Proportional views

Catalog

A dual-mode analog baseband with digital-assisted DC-offset calibration for WCDMA/GSM receivers

Search

GET CITATION

Share:

Article Metrics

History

Catalog

Email This Article

A dual-mode analog baseband with digital-assisted DC-offset calibration for WCDMA/GSM receivers

DOI: 10.1088/1674-4926/32/12/125001

Abstract

References

Proportional views

Catalog

Export File

Citation

Format

Content