SEMICONDUCTOR INTEGRATED CIRCUITS
Abstract: An offset cancellation technique for a SAR (successive approximation register) ADC switched-capacitor comparator is described. The comparator is designed with a pre-amplifying and regenerative latching structure and realized in 0.18 μm CMOS. With the first stage preamplifier offset cancellation and low offset regenerative latching approach, the equivalent offset of the comparator is reduced to < 0.55 mV. By using the pre-amplifying and regenerative latching comparison mode the comparator exhibits low power dissipation. Under a 1.8 V power supply, with a 200 kS/s ADC sampling rate and 3 MHz clock frequency, a 13-bit comparison resolution is reached and less than 0.09 mW power dissipation is consumed. The superiority of this comparator is discussed and proved by the post-simulation and application to a 10 bit 200 kS/s touch screen SAR A/D converter.
Key words: A/D converter, switched-capacitor comparator, preamplifier, regenerative latch, low power, low offset
| [1] | |
| [2] | |
| [3] | |
| [4] | |
| [5] | |
| [6] | |
| [7] | |
| [8] | |
| [9] |
| 1 |
MOSFET-like CNFET based logic gate library for low-power application: a comparative study P. A. Gowri Sankar, K. Udhayakumar Journal of Semiconductors, 2014, 35(7): 075001. doi: 10.1088/1674-4926/35/7/075001 |
| 2 |
A high speed low power low offset dynamic comparator used in SHA-less pipelined ADC Shubin Liu, Zhangming Zhu, Yintang Yang, Lianxi Liu Journal of Semiconductors, 2014, 35(5): 055008. doi: 10.1088/1674-4926/35/5/055008 |
| 3 |
A very low noise preamplifier for extremely low frequency magnetic antenna Shimin Feng, Suihua Zhou, Zhiyi Chen Journal of Semiconductors, 2013, 34(7): 075003. doi: 10.1088/1674-4926/34/7/075003 |
| 4 |
A 5 Gb/s low power current-mode transmitter with pre-emphasis for serial links Junsheng Lü, Hao Ju, Mao Ye, Feng Zhang, Jianzhong Zhao, et al. Journal of Semiconductors, 2013, 34(7): 075002. doi: 10.1088/1674-4926/34/7/075002 |
| 5 |
A low power 14 bit 51.2 kS/s double-sampling extended counting ADC with a class-AB OTA Chen Honglei, Wu Dong, Shen Yanzhao, Xu Jun Journal of Semiconductors, 2012, 33(9): 095004. doi: 10.1088/1674-4926/33/9/095004 |
| 6 |
A 0.18 μm CMOS dual-band low power low noise amplifier for a global navigation satellite system Li Bing, Zhuang Yiqi, Li Zhenrong, Jin Gang Journal of Semiconductors, 2010, 31(12): 125001. doi: 10.1088/1674-4926/31/12/125001 |
| 7 |
Xu Bulu, Shao Bowen, Lin Xia, Yi Wei, Liu Yun, et al. Journal of Semiconductors, 2010, 31(9): 095007. doi: 10.1088/1674-4926/31/9/095007 |
| 8 |
A low-power and low-phase-noise LC digitally controlled oscillator featuring a novel capacitor bank Tian Huanhuan, Li Zhiqiang, Chen Pufeng, Wu Rufei, Zhang Haiying, et al. Journal of Semiconductors, 2010, 31(12): 125003. doi: 10.1088/1674-4926/31/12/125003 |
| 9 |
Low-power variable frequency PFC converters Li Yani, Yang Yintang, Zhu Zhangming Journal of Semiconductors, 2010, 31(1): 015008. doi: 10.1088/1674-4926/31/1/015008 |
| 10 |
A low power automatic gain control loop for a receiver Li Guofeng, Geng Zhiqing, Wu Nanjian Journal of Semiconductors, 2010, 31(9): 095009. doi: 10.1088/1674-4926/31/9/095009 |
| 11 |
Low-power switched-capacitor delta-sigma modulator for EEG recording applications Chen Jin, Zhang Xu, Chen Hongda Journal of Semiconductors, 2010, 31(7): 075009. doi: 10.1088/1674-4926/31/7/075009 |
| 12 |
A novel low-voltage operational amplifier for low-power pipelined ADCs Fan Mingjun, Ren Junyan, Guo Yao, Li Ning, Ye Fan, et al. Journal of Semiconductors, 2009, 30(1): 015009. doi: 10.1088/1674-4926/30/1/015009 |
| 13 |
A 2.4-GHz low power dual gain low noise amplifier for ZigBee Gao Peijun, Min Hao Journal of Semiconductors, 2009, 30(7): 075007. doi: 10.1088/1674-4926/30/7/075007 |
| 14 |
An offset-insensitive switched-capacitor bandgap reference with continuous output Zheng Peng, Yan Wei, Zhang Ke, Li Wenhong Journal of Semiconductors, 2009, 30(8): 085006. doi: 10.1088/1674-4926/30/8/085006 |
| 15 |
A Low-Noise,Low-Offset Chopper Amplifier for Micro-Sensor Readout Circuit Yin Tao, Yang Haigang, Liu Ke Chinese Journal of Semiconductors , 2007, 28(5): 796-801. |
| 16 |
A Novel Sampling Switch Suitable for Low-Voltage Analog-to-Digital Converters Peng Yunfeng, Zhou Feng Chinese Journal of Semiconductors , 2006, 27(8): 1367-1372. |
| 17 |
A Novel Offset-Cancellation Technique for Low Voltage CMOS Differential Amplifiers Han Shuguang, Chi Baoyong, Wang Zhihua Chinese Journal of Semiconductors , 2006, 27(5): 778-782. |
| 18 |
An Ultra-Low-Power Embedded EEPROM for Passive RFID Tags Yan Na, Tan Xi, Zhao Dixian, Min Hao Chinese Journal of Semiconductors , 2006, 27(6): 994-998. |
| 19 |
A Low Power SRAM/SOI Memory Cell Design Yu Yang, Zhao Qian, Shao Zhibiao Chinese Journal of Semiconductors , 2006, 27(2): 318-322. |
| 20 |
Simulation of a Monolithic Integrated CMOS Preamplifier for Neural Recordings Sui Xiaohong, Liu Jinbin, Gu Ming, Pei Weihua, Chen Hongda, et al. Chinese Journal of Semiconductors , 2005, 26(12): 2275-2280. |
Article views: 4100 Times PDF downloads: 8541 Times Cited by: 0 Times
Received: 20 August 2015 Revised: 08 October 2011 Online: Published: 01 January 2012
| Citation: |
Tong Xingyuan, Zhu Zhangming, Yang Yintang. An offset cancellation technique in a switched-capacitor comparator for SAR ADCs[J]. Journal of Semiconductors, 2012, 33(1): 015011. doi: 10.1088/1674-4926/33/1/015011
****
Tong X Y, Zhu Z M, Yang Y T. An offset cancellation technique in a switched-capacitor comparator for SAR ADCs[J]. J. Semicond., 2012, 33(1): 015011. doi: 10.1088/1674-4926/33/1/015011.
|
| [1] | |
| [2] | |
| [3] | |
| [4] | |
| [5] | |
| [6] | |
| [7] | |
| [8] | |
| [9] |
WeChat ID
Journal of Semiconductors © 2017 All Rights Reserved 京ICP备05085259号-2
DownLoad: