| Citation: |
Zhang Xingxing, Li Yi, Xiong Baoyu, Han Jun, Zhang Yuejun, Dong Fangyuan, Zhang Zhang, Yu Zhiyi, Cheng Xu, Zeng Xiaoyang. Robust and low power register file in 65 nm technology[J]. Journal of Semiconductors, 2012, 33(3): 035010. doi: 10.1088/1674-4926/33/3/035010
****
Zhang X X, Li Y, Xiong B Y, Han J, Zhang Y J, Dong F Y, Zhang Z, Yu Z Y, Cheng X, Zeng X Y. Robust and low power register file in 65 nm technology[J]. J. Semicond., 2012, 33(3): 035010. doi: 10.1088/1674-4926/33/3/035010.
|
-
Abstract
A register file (RF) with 32 × 32 capacity and 4-read 2-write (4R2W) ports is presented and analyzed in detail. A new output structure using a MUX and a latch is proposed. It eliminates any dynamic or analog circuit in the read path, and thus it can improve robustness and reduce power at the same time. We also simplify the timing sequence due to the output scheme. The simplified timing circuit not only cuts down the power but also improves the robustness. In addition, less power is achieved when successive read of “0” or “1” is performed. The RF has been fabricated in TSMC 65 nm technology, and the chip test demonstrates that it can operate at 0.8 GHz, consuming 7.2 mW at 1.2 V.-
Keywords:
- register file
-
References
[1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] -
Proportional views
DownLoad: