J. Semicond. > 2018, Volume 39 > Issue 3 > 035002
|

SEMICONDUCTOR INTEGRATED CIRCUITS

An ultra-low power output capacitor-less low-dropout regulator with slew-rate-enhanced circuit

Xin Cheng, Yu Zhang, Guangjun Xie, Yizhong Yang and Zhang Zhang

+ Author Affiliations

 Corresponding author: Zhang Zhang, Email: zhangzhang@hfut.edu.cn

DOI: 10.1088/1674-4926/39/3/035002

PDF

Turn off MathJax

Abstract: An ultra-low power output-capacitorless low-dropout (LDO) regulator with a slew-rate-enhanced (SRE) circuit is introduced. The increased slew rate is achieved by sensing the transient output voltage of the LDO and then charging (or discharging) the gate capacitor quickly. In addition, a buffer with ultra-low output impedance is presented to improve line and load regulations. This design is fabricated by SMIC 0.18 μm CMOS technology. Experimental results show that, the proposed LDO regulator only consumes an ultra-low quiescent current of 1.2 μA. The output current range is from 10 μA to 200 mA and the corresponding variation of output voltage is less than 40 mV. Moreover, the measured line regulation and load regulation are 15.38 mV/V and 0.4 mV/mA respectively.

Key words: LDO, output capacitorless, ultra-low power, slew rate



[1]
Ho M, Leung K N, Mak K L. A low-power fast-transient 90-nm low-dropout regulator with multiple small-gain stages. IEEE J Solid-State Circuits, 2010, 45(11): 2466
[2]
Fan S Q, Xue Z M, Lu H, et al. A novel buck/LDO dual-mode DC-DC converter for efficiency improvement. J Semicond, 2013, 34(10): 105002 doi: 10.1088/1674-4926/34/10/105002
[3]
Garimella A, Furth P M, Surkanti P R. Current buffer compensation topologies for LDOs with improved transient performance. Anal Integr Circuits Signal Process, 2012, 73(1): 131 doi: 10.1007/s10470-011-9811-6
[4]
Hwang Y S, Lin M S, Hwang B H. A 0.35 μm CMOS sub-1 V low-quiescent-current low-dropout regulator. Proc Asian Solid-State Circuits Conf, 2008: 153
[5]
Wang H, Tan L. A transient-enhanced NMOS low dropout voltage regulator with parallel feedback compensation. J Semicond, 2016, 37(2): 025005
[6]
Ho M, Leung K N. Dynamic bias-current boosting technique for ultra low-power low-dropout regulator in biomedical applications. IEEE Trans Circuits Syst II, 2011, 58(3): 174 doi: 10.1109/TCSII.2011.2110330
[7]
Duan Z, Hu J G, Ding Y, et al. A novel dual-feed low-dropout regulator. J Semicond, 2015, 36(6): 065003 doi: 10.1088/1674-4926/36/6/065003
[8]
Man T Y, Leung K N, Leung C Y, et al. Development of single-transistor-control LDO based on flipped voltage follower for SoC. IEEE Trans Circuits Syst I, 2008, 55(5): 1392 doi: 10.1109/TCSI.2008.916568
[9]
Leung K N, Ng Y S. A CMOS low-dropout regulator with a momentarily current-boosting voltage buffer. IEEE Trans Circuits Syst I, 2010, 57(9): 2312 doi: 10.1109/TCSI.2010.2043171
[10]
Man T Y, Mok P K T, Chan M. A high slew-rate push-pull output amplifier for low-quiescent current low-dropout regulators with transient response improvement. IEEE Trans Circuits Syst II, 2007, 54(9): 755 doi: 10.1109/TCSII.2007.900347
[11]
Or P Y, Leung K N. An output-capacitorless low-dropout regulator with direct voltage-spike detection. IEEE J Solid-State Circuits, 2010, 45(2): 458 doi: 10.1109/JSSC.2009.2034805
[12]
Qu X, Zhou Z K, Zhang B. An ultralow-power fast-transient capacitor-free low-dropout regulator with assistant push-pull output stage. IEEE Trans Circuits Syst II, 2013, 60(2): 96 doi: 10.1109/TCSII.2012.2235732
[13]
Ming X, Li Q, Zhou Z K. An ultrafast adaptively biased capacitorless LDO with dynamic charging control. IEEE Trans Circuits Syst II, 2012, 59(1): 40 doi: 10.1109/TCSII.2011.2177698
[14]
Wei H L, Liu Y B, Guo Z J, et al. A micro-power LDO with piecewise voltage foldback current limit protection. J Semicond, 2012, 33(11): 115012 doi: 10.1088/1674-4926/33/11/115012
[15]
Wang H, Gou C, Luo K. A fully on-chip fast-transient NMOS low dropout voltage regulator with quasi floating gate pass element. J Semicond, 2017, 38(4): 045002 doi: 10.1088/1674-4926/38/4/045002
[16]
Nguyen L, Le K, Pham-Nguyen L. An ultra-small capacitor-less LDO with controlled-resistance technique and MOSFET-only bandgap. Int Conf Adv Technol Commun, 2016: 372
[17]
Abiri E, Salehi M R, Mohammadalinejadi S. A low dropout voltage regulator with enhanced transconductance error amplifier and small output voltage variations. Iran Electr Eng Conf, 2013: 1
[18]
Lopez-Martin A J, Ramırez-Angulo J. Power-efficient class AB CMOS buffer. Electron Lett, 2009, 45(2): 89 doi: 10.1049/el:20092270
Fig. 1.  Schematic diagram of the proposed LDO regulator.

DownLoad: Full-Size Img PowerPoint
Fig. 2.  Main circuits of the proposed LDO regulator.

DownLoad: Full-Size Img PowerPoint
Fig. 3.  Small signal model of the proposed LDO.

DownLoad: Full-Size Img PowerPoint
Fig. 4.  The frequency responses of the LDO (a) when load current varies from 10 μA to 200 mA. (b) When input voltage varies from 2 to 3.3 V.

DownLoad: Full-Size Img PowerPoint
Fig. 5.  The proposed buffer.

DownLoad: Full-Size Img PowerPoint
Fig. 6.  The proposed SRE circuit.

DownLoad: Full-Size Img PowerPoint
Fig. 7.  The simulated transient responses. (a) Without the SRE circuit. (b) With the SRE circuit.

DownLoad: Full-Size Img PowerPoint
Fig. 8.  (Color online) The microphotograph of the chip.

DownLoad: Full-Size Img PowerPoint
Fig. 9.  (Color online) Line transient response: (a) input voltage varies from 3.3 to 2.0 V and (b) input voltage varies from 2.0 to 3.3 V.

DownLoad: Full-Size Img PowerPoint
Fig. 10.  (Color online) Load transient response. (a) Output current varies from 10 μA to 200 mA. (b) Output current varies from 200 mA to 10 μA.

DownLoad: Full-Size Img PowerPoint

Table 1.   Performance parameters of the proposed LDO.

Parameter Value
Input voltage 2.0–3.3 V
Output voltage 1.8 V
Load capacitor 100 pF
Miller capacitor 10 pF
Max. output current 200 mA
Quiescent current 1.2 μA
Dropout voltage 200 mV
Line regulation 15.38 mV/V
Load regulation 0.4 mV/mA
DownLoad: CSV

Table 2.   Performance comparison of the proposed regulator and previous works.

Parameter Ref. [6] Ref. [13] Ref. [17] Ref. [11] Ref. [16] This work
Year 2011 2012 2013 2010 2016
Technology (μm) 0.13 0.09 0.18 0.35 0.18 0.18
Vin (V) 0.9 1 1.8 1.4 2.1–3.3 2.0–3.3
Chip-area (mm2) 0.031 0.0041 NA 0.155 0.0058 0.042
Vout (V) 0.8 1 1.64 1.2 1.8 1.8
VDO (mV) 100 150 200 200 NA 200
IQ (μA) 1.3 60 0.33 43 50 1.2
Imax (mA) 50 100 150 100 10 200
ΔVout (mV) 700 28 48 70 NA 40
Output capacitor (μF) Cap-free 1 13.12 0.1 NA 0–0.1
Line regulation (mV/V) NA 18 NA NA 5.03 15.38
Load regulation (mV/mA) NA 0.28 0.33 0.4 0.67 0.4
DownLoad: CSV
[1]
Ho M, Leung K N, Mak K L. A low-power fast-transient 90-nm low-dropout regulator with multiple small-gain stages. IEEE J Solid-State Circuits, 2010, 45(11): 2466
[2]
Fan S Q, Xue Z M, Lu H, et al. A novel buck/LDO dual-mode DC-DC converter for efficiency improvement. J Semicond, 2013, 34(10): 105002 doi: 10.1088/1674-4926/34/10/105002
[3]
Garimella A, Furth P M, Surkanti P R. Current buffer compensation topologies for LDOs with improved transient performance. Anal Integr Circuits Signal Process, 2012, 73(1): 131 doi: 10.1007/s10470-011-9811-6
[4]
Hwang Y S, Lin M S, Hwang B H. A 0.35 μm CMOS sub-1 V low-quiescent-current low-dropout regulator. Proc Asian Solid-State Circuits Conf, 2008: 153
[5]
Wang H, Tan L. A transient-enhanced NMOS low dropout voltage regulator with parallel feedback compensation. J Semicond, 2016, 37(2): 025005
[6]
Ho M, Leung K N. Dynamic bias-current boosting technique for ultra low-power low-dropout regulator in biomedical applications. IEEE Trans Circuits Syst II, 2011, 58(3): 174 doi: 10.1109/TCSII.2011.2110330
[7]
Duan Z, Hu J G, Ding Y, et al. A novel dual-feed low-dropout regulator. J Semicond, 2015, 36(6): 065003 doi: 10.1088/1674-4926/36/6/065003
[8]
Man T Y, Leung K N, Leung C Y, et al. Development of single-transistor-control LDO based on flipped voltage follower for SoC. IEEE Trans Circuits Syst I, 2008, 55(5): 1392 doi: 10.1109/TCSI.2008.916568
[9]
Leung K N, Ng Y S. A CMOS low-dropout regulator with a momentarily current-boosting voltage buffer. IEEE Trans Circuits Syst I, 2010, 57(9): 2312 doi: 10.1109/TCSI.2010.2043171
[10]
Man T Y, Mok P K T, Chan M. A high slew-rate push-pull output amplifier for low-quiescent current low-dropout regulators with transient response improvement. IEEE Trans Circuits Syst II, 2007, 54(9): 755 doi: 10.1109/TCSII.2007.900347
[11]
Or P Y, Leung K N. An output-capacitorless low-dropout regulator with direct voltage-spike detection. IEEE J Solid-State Circuits, 2010, 45(2): 458 doi: 10.1109/JSSC.2009.2034805
[12]
Qu X, Zhou Z K, Zhang B. An ultralow-power fast-transient capacitor-free low-dropout regulator with assistant push-pull output stage. IEEE Trans Circuits Syst II, 2013, 60(2): 96 doi: 10.1109/TCSII.2012.2235732
[13]
Ming X, Li Q, Zhou Z K. An ultrafast adaptively biased capacitorless LDO with dynamic charging control. IEEE Trans Circuits Syst II, 2012, 59(1): 40 doi: 10.1109/TCSII.2011.2177698
[14]
Wei H L, Liu Y B, Guo Z J, et al. A micro-power LDO with piecewise voltage foldback current limit protection. J Semicond, 2012, 33(11): 115012 doi: 10.1088/1674-4926/33/11/115012
[15]
Wang H, Gou C, Luo K. A fully on-chip fast-transient NMOS low dropout voltage regulator with quasi floating gate pass element. J Semicond, 2017, 38(4): 045002 doi: 10.1088/1674-4926/38/4/045002
[16]
Nguyen L, Le K, Pham-Nguyen L. An ultra-small capacitor-less LDO with controlled-resistance technique and MOSFET-only bandgap. Int Conf Adv Technol Commun, 2016: 372
[17]
Abiri E, Salehi M R, Mohammadalinejadi S. A low dropout voltage regulator with enhanced transconductance error amplifier and small output voltage variations. Iran Electr Eng Conf, 2013: 1
[18]
Lopez-Martin A J, Ramırez-Angulo J. Power-efficient class AB CMOS buffer. Electron Lett, 2009, 45(2): 89 doi: 10.1049/el:20092270

    • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 6139 Times PDF downloads: 277 Times Cited by: 0 Times

    History

    Received: 27 May 2017 Revised: 26 August 2017 Online: Accepted Manuscript: 11 November 2017Uncorrected proof: 24 January 2018Published: 01 March 2018

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Send
      Article Navigation >  Journal of Semiconductors  > 2018  >  39(3): 035002
      Xin Cheng, Yu Zhang, Guangjun Xie, Yizhong Yang, Zhang Zhang. An ultra-low power output capacitor-less low-dropout regulator with slew-rate-enhanced circuit[J]. Journal of Semiconductors, 2018, 39(3): 035002. doi: 10.1088/1674-4926/39/3/035002 ****X Cheng, Y Zhang, G J Xie, Y Z Yang, Z Zhang. An ultra-low power output capacitor-less low-dropout regulator with slew-rate-enhanced circuit[J]. J. Semicond., 2018, 39(3): 035002. doi: 10.1088/1674-4926/39/3/035002.
      Citation:
      Xin Cheng, Yu Zhang, Guangjun Xie, Yizhong Yang, Zhang Zhang. An ultra-low power output capacitor-less low-dropout regulator with slew-rate-enhanced circuit[J]. Journal of Semiconductors, 2018, 39(3): 035002. doi: 10.1088/1674-4926/39/3/035002 ****
      X Cheng, Y Zhang, G J Xie, Y Z Yang, Z Zhang. An ultra-low power output capacitor-less low-dropout regulator with slew-rate-enhanced circuit[J]. J. Semicond., 2018, 39(3): 035002. doi: 10.1088/1674-4926/39/3/035002.
      shu

      An ultra-low power output capacitor-less low-dropout regulator with slew-rate-enhanced circuit

      DOI: 10.1088/1674-4926/39/3/035002

      • School of Electronic Science and Applied Physics, Hefei University of Technology, Hefei 230009, China

      Funds:

      Project supported by the National Natural Science Foundation of China (Nos. 61401137, 61404043, 61674049).

      More Information
      • Corresponding author: Email: zhangzhang@hfut.edu.cn
      • Received Date: 2017-05-27
      • Revised Date: 2017-08-26
        • Available Online: 2017-03-01
      • Published Date: 2018-03-01

      Catalog

        Journal of Semiconductors © 2017 All Rights Reserved   京ICP备05085259号-2

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return