J. Semicond. > 2009, Volume 30 > Issue 6 > 065002

SEMICONDUCTOR INTEGRATED CIRCUITS

Current mode ADC design in a 0.5-μm CMOS process

Sun Yong, Lai Fengchang and Ye Yizheng

+ Author Affiliations
DOI: 10.1088/1674-4926/30/6/065002

PDF

Abstract: This paper presents a pipelined current mode analog to digital converter (ADC) designed in a 0.5-μm CMOS process. Adopting the global and local bias scheme, the number of interconnect signal lines is reduced numerously, and the ADC exhibits the advantages of scalability and portability. Without using linear capacitance, this ADC can be implemented in a standard digital CMOS process; thus, it is suitable for applications in the system on one chip (SoC) design as an analogue IP. Simulations show that the proposed current mode ADC can operate in a wide supply range from 3 to 7 V and a wide quantization range from ±64 to ±256 μA. Adopting the histogram testing method, the ADC was tested in a 3.3 V supply voltage/±64 A quantization range and a 5 V supply voltage/±256 μA quantization range, respectively. The results reveal that this ADC achieves a spurious free dynamic range of 61.46 dB, DNL/INL are –0.005 to +0.027 LSB/–0.1 to +0.2 LSB, respectively, under a 5 V supply voltage with a digital error correction technique.

Key words: current mode analog to digital converter pipelined

1

A 0.9 V PSRR improved voltage reference using a wide-band cascaded current mode differentiator

Fanyang Li

Journal of Semiconductors, 2018, 39(10): 105002. doi: 10.1088/1674-4926/39/10/105002

2

A 4 Gbps current-mode transmitter for 12-bit 250 MSPS ADC

Zhenhai Chen, Zongguang Yu, Jinghe Wei, Dejin Zhou, Xiaobo Su, et al.

Journal of Semiconductors, 2017, 38(8): 085008. doi: 10.1088/1674-4926/38/8/085008

3

Design of current mirror integration ROIC for snapshot mode operation

Hari Shanker Gupta, A S Kiran Kumar, M. Shojaei Baghini, Subhananda Chakrabarti, Sanjeev Mehta, et al.

Journal of Semiconductors, 2016, 37(10): 105001. doi: 10.1088/1674-4926/37/10/105001

4

Lower-power, high-linearity class-AB current-mode programmable gain amplifier

Yiqiang Wu, Zhigong Wang, Junliang Wang, Li Ma, Jian Xu, et al.

Journal of Semiconductors, 2014, 35(10): 105003. doi: 10.1088/1674-4926/35/10/105003

5

A 5 Gb/s low power current-mode transmitter with pre-emphasis for serial links

Junsheng Lü, Hao Ju, Mao Ye, Feng Zhang, Jianzhong Zhao, et al.

Journal of Semiconductors, 2013, 34(7): 075002. doi: 10.1088/1674-4926/34/7/075002

6

A high linearity current mode multiplier/divider with a wide dynamic range

Liao Pengfei, Luo Ping, Zhang Bo, Li Zhaoji

Journal of Semiconductors, 2012, 33(12): 125003. doi: 10.1088/1674-4926/33/12/125003

7

A 6.25 Gbps CMOS 10 B/8 B decoder with pipelined architecture

Zhang Xiaowei, Hu Qingsheng

Journal of Semiconductors, 2011, 32(4): 045009. doi: 10.1088/1674-4926/32/4/045009

8

A robust and simple two-mode digital calibration technique for pipelined ADC

Yin Xiumei, Zhao Nan, Sekedi Bomeh Kobenge, Yang Huazhong

Journal of Semiconductors, 2011, 32(3): 035001. doi: 10.1088/1674-4926/32/3/035001

9

A low-voltage sense amplifier for high-performance embedded flash memory

Liu Jiang, Wang Xueqiang, Wang Qin, Wu Dong, Zhang Zhigang, et al.

Journal of Semiconductors, 2010, 31(10): 105001. doi: 10.1088/1674-4926/31/10/105001

10

An 8-bit 100-MS/s pipelined ADC without dedicated sample-and-hold amplifier

Zhang Zhang, Yuan Yudan, Guo Yawei, Cheng Xu, Zeng Xiaoyang, et al.

Journal of Semiconductors, 2010, 31(7): 075006. doi: 10.1088/1674-4926/31/7/075006

11

A 1.2-V 19.2-mW 10-bit 30-MS/s pipelined ADC in 0.13-μm CMOS

Zhang Zhang, Yuan Yudan, Guo Yawei, Cheng Xu, Zeng Xiaoyang, et al.

Journal of Semiconductors, 2010, 31(9): 095014. doi: 10.1088/1674-4926/31/9/095014

12

A 12 bit 100 MS/s pipelined analog to digital converter without calibration

Cai Xiaobo, Li Fule, Zhang Chun, Wang Zhihua

Journal of Semiconductors, 2010, 31(11): 115007. doi: 10.1088/1674-4926/31/11/115007

13

Design and implementation of adaptive slope compensation in current mode DC–DC onverter

Guo Zhongjie, Wu Longsheng, Liu Youbao

Journal of Semiconductors, 2010, 31(12): 125004. doi: 10.1088/1674-4926/31/12/125004

14

A novel low-voltage operational amplifier for low-power pipelined ADCs

Fan Mingjun, Ren Junyan, Guo Yao, Li Ning, Ye Fan, et al.

Journal of Semiconductors, 2009, 30(1): 015009. doi: 10.1088/1674-4926/30/1/015009

15

The Bipolar Field-Effect Transistor: VII. The Unipolar Current Mode for Analog-RF Operation (Two-MOS-Gates on Pure-Base)

Jie Binbin, Sah Chih-Tang

Journal of Semiconductors, 2009, 30(3): 031001. doi: 10.1088/1674-4926/30/3/031001

16

10Gb/s GaAs PHEMT Current Mode TransimpedancePreamplifier for Optical Receiver

Jiao Shilong, Ye Yutang, Chen Tangsheng, Feng Ou, Jiang Youquan, et al.

Chinese Journal of Semiconductors , 2007, 28(1): 24-30.

17

A Current-Mode DC-DC Buck Converter with High Stability and Fast Dynamic Response

Chen Dongpo, He Lenian, Yan Xiaolang

Chinese Journal of Semiconductors , 2006, 27(10): 1742-1749.

18

A Novel Sampling Switch Suitable for Low-Voltage Analog-to-Digital Converters

Peng Yunfeng, Zhou Feng

Chinese Journal of Semiconductors , 2006, 27(8): 1367-1372.

19

Single Electron Data Conversion Circuits

Ou Xiaobin, Wu Nanjian

Chinese Journal of Semiconductors , 2005, 26(S1): 265-267.

20

150Ms/s、6bit Digital CMOS Folding A/D Converter with Current-Mode Interpolating

LIU Fei, JI Li-jiu

Chinese Journal of Semiconductors , 2002, 23(9): 988-995.

  • Search

    Advanced Search >>

    GET CITATION

    Sun Yong, Lai Fengchang, Ye Yizheng. Current mode ADC design in a 0.5-μm CMOS process[J]. Journal of Semiconductors, 2009, 30(6): 065002. doi: 10.1088/1674-4926/30/6/065002
    Sun Y, Lai F C, Ye Y Z. Current mode ADC design in a 0.5-μm CMOS process[J]. J. Semicond., 2009, 30(6): 065002. doi: 10.1088/1674-4926/30/6/065002.
    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 4554 Times PDF downloads: 2689 Times Cited by: 0 Times

    History

    Received: 18 August 2015 Revised: 09 February 2009 Online: Published: 01 June 2009

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Sun Yong, Lai Fengchang, Ye Yizheng. Current mode ADC design in a 0.5-μm CMOS process[J]. Journal of Semiconductors, 2009, 30(6): 065002. doi: 10.1088/1674-4926/30/6/065002 ****Sun Y, Lai F C, Ye Y Z. Current mode ADC design in a 0.5-μm CMOS process[J]. J. Semicond., 2009, 30(6): 065002. doi: 10.1088/1674-4926/30/6/065002.
      Citation:
      Sun Yong, Lai Fengchang, Ye Yizheng. Current mode ADC design in a 0.5-μm CMOS process[J]. Journal of Semiconductors, 2009, 30(6): 065002. doi: 10.1088/1674-4926/30/6/065002 ****
      Sun Y, Lai F C, Ye Y Z. Current mode ADC design in a 0.5-μm CMOS process[J]. J. Semicond., 2009, 30(6): 065002. doi: 10.1088/1674-4926/30/6/065002.

      Current mode ADC design in a 0.5-μm CMOS process

      DOI: 10.1088/1674-4926/30/6/065002
      • Received Date: 2015-08-18
      • Accepted Date: 2008-12-17
      • Revised Date: 2009-02-09
      • Published Date: 2009-07-13

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return