Low power CMOS preamplifier for neural recording applications

Zhang Xu; Pei Weihua; Huang Beiju; Chen Hongda

doi:10.1088/1674-4926/31/4/045002

J. Semicond. > 2010, Volume 31 > Issue 4 > 045002

SEMICONDUCTOR INTEGRATED CIRCUITS

Low power CMOS preamplifier for neural recording applications

Zhang Xu, Pei Weihua, Huang Beiju and Chen Hongda

+ Author Affiliations

DOI: 10.1088/1674-4926/31/4/045002

Abstract: A fully-differential bandpass CMOS (complementary metal oxide semiconductor) preamplifier for extracellular neural recording is presented. The capacitive-coupled and capacitive-feedback topology is adopted. The preamplifier has a midband gain of 20.4 dB and a DC gain of 0. The –3 dB upper cut-off frequency of the preamplifier is 6.7 kHz. The lower cut-off frequency can be adjusted for amplifying the field or action potentials located in different bands. It has an input-referred noise of 8.2 μVrms integrated from 0.15 Hz to 6.7 kHz for recording the local field potentials and the mixed neural spikes with a power dissipation of 23.1 μW from a 3.3 V supply. A bandgap reference circuitry is also designed for providing the biasing voltage and current. The 0.22 mm2 prototype chip, including the preamplifier and its biasing circuitry, is fabricated in the 0.35-μm N-well CMOS 2P4M process.

Key words: neural signal amplifier

1	Large signal and noise properties of heterojunction Al_xGa_1-xAs/GaAs DDRIMPATTs Suranjana Banerjee, Monojit Mitra Journal of Semiconductors, 2016, 37(6): 064002. doi: 10.1088/1674-4926/37/6/064002
2	A multi-channel analog IC for in vitro neural recording Feng Yuan, Zhigong Wang, Xiaoying Lü Journal of Semiconductors, 2016, 37(2): 025007. doi: 10.1088/1674-4926/37/2/025007
3	Design and analysis of 20 Gb/s inductorless limiting amplifier in 65 nm CMOS technology Rui He, Jianfei Xu, Na Yan, Jie Sun, Liqian Bian, et al. Journal of Semiconductors, 2014, 35(10): 105002. doi: 10.1088/1674-4926/35/10/105002
4	S-band low noise amplifier using 1 μm InGaAs/InAlAs/InP pHEMT Z. Hamaizia, N. Sengouga, M. C. E. Yagoub, M. Missous Journal of Semiconductors, 2012, 33(2): 025001. doi: 10.1088/1674-4926/33/2/025001
5	A programmable gain amplifier with a DC offset calibration loop for a direct-conversion WLAN transceiver Lei Qianqian, Lin Min, Chen Zhiming, Shi Yin Journal of Semiconductors, 2011, 32(4): 045006. doi: 10.1088/1674-4926/32/4/045006
6	A 0.5–1.7 GHz low phase noise ring-oscillator-based PLL for mixed-signal SoCs Jiao Yishu, Zhou Yumei, Jiang Jianhua, Wu Bin Journal of Semiconductors, 2010, 31(9): 095002. doi: 10.1088/1674-4926/31/9/095002
7	A 0.18 μm CMOS dual-band low power low noise amplifier for a global navigation satellite system Li Bing, Zhuang Yiqi, Li Zhenrong, Jin Gang Journal of Semiconductors, 2010, 31(12): 125001. doi: 10.1088/1674-4926/31/12/125001
8	Design and implementation of a low-pass filter for microsensor signal processing Wang Zhuping, Zhong Shun'an, Ding Yingtao, Wang Xiaoqing Journal of Semiconductors, 2010, 31(12): 125002. doi: 10.1088/1674-4926/31/12/125002
9	A novel low-voltage operational amplifier for low-power pipelined ADCs Fan Mingjun, Ren Junyan, Guo Yao, Li Ning, Ye Fan, et al. Journal of Semiconductors, 2009, 30(1): 015009. doi: 10.1088/1674-4926/30/1/015009
10	A novel fully differential telescopic operational transconductance amplifier Li Tianwang, Ye Bo, Jiang Jinguang Journal of Semiconductors, 2009, 30(8): 085002. doi: 10.1088/1674-4926/30/8/085002
11	10 Gb/s OEIC optical receiver front-end and 3.125 Gb/s PHEMT limiting amplifier Fan Chao, Chen Tangsheng, Yang Lijie, Feng Ou, Jiao Shilong, et al. Journal of Semiconductors, 2009, 30(10): 105009. doi: 10.1088/1674-4926/30/10/105009
12	A 2.4-GHz low power dual gain low noise amplifier for ZigBee Gao Peijun, Min Hao Journal of Semiconductors, 2009, 30(7): 075007. doi: 10.1088/1674-4926/30/7/075007
13	A constant-gm and high-slew-rate operational amplifier for an LCD driver Lai Xinquan, Li Xinlin, Ye Qiang, Yuan Bing, Li Xianrui, et al. Journal of Semiconductors, 2009, 30(12): 125002. doi: 10.1088/1674-4926/30/12/125002
14	Annealing behavior of radiation damage in JFET-input operational amplifiers Zheng Yuzhan, Lu Wu, Ren Diyuan, Wang Yiyuan, Guo Qi, et al. Journal of Semiconductors, 2009, 30(5): 055001. doi: 10.1088/1674-4926/30/5/055001
15	A Novel Offset-Cancellation Technique for Low Voltage CMOS Differential Amplifiers Han Shuguang, Chi Baoyong, Wang Zhihua Chinese Journal of Semiconductors , 2006, 27(5): 778-782.
16	A 12-Channel,30Gb/s,0.18μm CMOS Front-End Amplifier for Parallel Optic-Fiber Receivers Li Zhiqun, Xue Zhaofeng, Wang Zhigong, Feng Jun Chinese Journal of Semiconductors , 2006, 27(1): 47-53.
17	A Low Noise,1.25Gb/s Front-End Amplifier for Optical Receivers Xue Zhaofeng, Li Zhiqun, Wang Zhigong, Xiong Mingzhen, Li Wei, et al. Chinese Journal of Semiconductors , 2006, 27(8): 1373-1377.
18	A Wide-Band Low Noise Amplifier for Terrestrial and Cable Receptions Ma Desheng, Shi Yin, Dai Fa Foster Chinese Journal of Semiconductors , 2006, 27(6): 970-975.
19	Fabrication of a Silicon-Based Microprobe for Neural Interface Applications Sui Xiaohong, Zhang Ruoxin, Pei Weihua, Lu Lin, Chen Hongda, et al. Chinese Journal of Semiconductors , 2006, 27(10): 1703-1706.
20	Simulation of a Monolithic Integrated CMOS Preamplifier for Neural Recordings Sui Xiaohong, Liu Jinbin, Gu Ming, Pei Weihua, Chen Hongda, et al. Chinese Journal of Semiconductors , 2005, 26(12): 2275-2280.

Search

GET CITATION

shu

Export: BibTex EndNote

Article Metrics

Article views: 3527 Times PDF downloads: 2951 Times Cited by: 0 Times

History

Received: 18 August 2015 Revised: 03 November 2009 Online: Published: 01 April 2010

A fully-differential bandpass CMOS (complementary metal oxide semiconductor) preamplifier for extracellular neural recording is presented. The capacitive-coupled and capacitive-feedback topology is adopted. The preamplifier has a midband gain of 20.4 dB and a DC gain of 0. The –3 dB upper cut-off frequency of the preamplifier is 6.7 kHz. The lower cut-off frequency can be adjusted for amplifying the field or action potentials located in different bands. It has an input-referred noise of 8.2 μVrms integrated from 0.15 Hz to 6.7 kHz for recording the local field potentials and the mixed neural spikes with a power dissipation of 23.1 μW from a 3.3 V supply. A bandgap reference circuitry is also designed for providing the biasing voltage and current. The 0.22 mm2 prototype chip, including the preamplifier and its biasing circuitry, is fabricated in the 0.35-μm N-well CMOS 2P4M process.

Low power CMOS preamplifier for neural recording applications

Search

GET CITATION

Share:

Article Metrics

History

Catalog

Email This Article

Low power CMOS preamplifier for neural recording applications

DOI: 10.1088/1674-4926/31/4/045002

Abstract

References

Proportional views

Catalog

Low power CMOS preamplifier for neural recording applications

Search

GET CITATION

Share:

Article Metrics

History

Catalog

Email This Article

Low power CMOS preamplifier for neural recording applications

DOI: 10.1088/1674-4926/31/4/045002

Abstract

References

Proportional views

Catalog

Export File

Citation

Format

Content