SEMICONDUCTOR INTEGRATED CIRCUITS
Abstract: This paper presents a dual voltage-controlled-delay-line (VCDL) delay-lock-loop (DLL) based gate driver for a zero-voltage-switching (ZVS) DC-DC converter. Using the delay difference of two VCDLs for the dead time control, the dual VCDL DLL is able to implement ZVS control with high accuracy while keeping good linearity performance of the DLL and low power consumption. The design is implemented in the CSM 2P4M 0.35 μm CMOS process. The measurement results indicate that an efficiency improvement of 2%-4% is achieved over the load current range from 100 to 600 mA at 4 MHz switching frequency with 3.3 V input and 1.3 V output voltage.
Key words: voltage-control-delay-line
| 1 |
Voltage-dependent plasticity and image Boolean operations realized in a WOx-based memristive synapse Jiajuan Shi, Ya Lin, Tao Zeng, Zhongqiang Wang, Xiaoning Zhao, et al. Journal of Semiconductors, 2021, 42(1): 014102. doi: 10.1088/1674-4926/42/1/014102 |
| 2 |
Negative voltage bandgap reference with multilevel curvature compensation technique Xi Liu, Qian Liu, Xiaoshi Jin, Yongrui Zhao, Jong-Ho Lee, et al. Journal of Semiconductors, 2016, 37(5): 055008. doi: 10.1088/1674-4926/37/5/055008 |
| 3 |
A transient-enhanced NMOS low dropout voltage regulator with parallel feedback compensation Han Wang, Lin Tan Journal of Semiconductors, 2016, 37(2): 025005. doi: 10.1088/1674-4926/37/2/025005 |
| 4 |
A monolithic integrated low-voltage deep brain stimulator with wireless power and data transmission Zhang Zhang, Ye Tan, Jianmin Zeng, Xu Han, Xin Cheng, et al. Journal of Semiconductors, 2016, 37(9): 095003. doi: 10.1088/1674-4926/37/9/095003 |
| 5 |
Shibir Basak, Pranav Kumar Asthana, Yogesh Goswami, Bahniman Ghosh Journal of Semiconductors, 2014, 35(11): 114001. doi: 10.1088/1674-4926/35/11/114001 |
| 6 |
Simulating and modeling the breakdown voltage in a semi-insulating GaAs P+N junction diode A. Resfa, Brahimi.R. Menezla, M. Benchhima Journal of Semiconductors, 2014, 35(8): 084002. doi: 10.1088/1674-4926/35/8/084002 |
| 7 |
A voltage regulator system with dynamic bandwidth boosting for passive UHF RFID transponders Jinpeng Shen, Xin'an Wang, Shan Liu, Shoucheng Li, Zhengkun Ruan, et al. Journal of Semiconductors, 2013, 34(10): 105004. doi: 10.1088/1674-4926/34/10/105004 |
| 8 |
Capacitance-voltage analysis of a high-k dielectric on silicon Davinder Rathee, Sandeep K. Arya, Mukesh Kumar Journal of Semiconductors, 2012, 33(2): 022001. doi: 10.1088/1674-4926/33/2/022001 |
| 9 |
Process optimization of a deep trench isolation structure for high voltage SOI devices Zhu Kuiying, Qian Qinsong, Zhu Jing, Sun Weifeng Journal of Semiconductors, 2010, 31(12): 124009. doi: 10.1088/1674-4926/31/12/124009 |
| 10 |
Erase voltage impact on 0.18 μm triple self-aligned split-gate flash memory endurance Dong Yaoqi, Kong Weiran, Nhan Do, Wang Shiuh-Luen, Lee Gabriel, et al. Journal of Semiconductors, 2010, 31(6): 064012. doi: 10.1088/1674-4926/31/6/064012 |
| 11 |
A novel complementary N+-charge island SOI high voltage device Wu Lijuan, Hu Shengdong, Zhang Bo, Li Zhaoji Journal of Semiconductors, 2010, 31(11): 114010. doi: 10.1088/1674-4926/31/11/114010 |
| 12 |
A novel on-chip high to low voltage power conversion circuit Wang Hui, Wang Songlin, Lai Xinquan, Ye Qiang, Mou Zaixin, et al. Journal of Semiconductors, 2009, 30(3): 035008. doi: 10.1088/1674-4926/30/3/035008 |
| 13 |
A 1.8 V LDO voltage regulator with foldback current limit and thermal protection Liu Zhiming, Fu Zhongqian, Huang Lu, Xi Tianzuo Journal of Semiconductors, 2009, 30(8): 085007. doi: 10.1088/1674-4926/30/8/085007 |
| 14 |
A Simulation of the Capacitance-Voltage Characteristics of a Ge/Si Quantum-Well Structure Cheng Peihong, Huang Shihua Journal of Semiconductors, 2008, 29(1): 110-115. |
| 15 |
Nonlinear Current-Voltage Characteristics and Electroluminescence of cBN Crystal Dou Qingping, Chen Zhanguo, Jia Gang, Ma Haitao, Cao Kun, et al. Chinese Journal of Semiconductors , 2006, 27(4): 609-612. |
| 16 |
A Novel Offset-Cancellation Technique for Low Voltage CMOS Differential Amplifiers Han Shuguang, Chi Baoyong, Wang Zhihua Chinese Journal of Semiconductors , 2006, 27(5): 778-782. |
| 17 |
Low Voltage Flash Memory Cells Using SiGe Quantum Dots for Enhancing F-N Tunneling Deng Ning, Pan Liyang, Liu Zhihong, Zhu Jun, Chen Peiyi, et al. Chinese Journal of Semiconductors , 2006, 27(3): 454-458. |
| 18 |
Jia Yunpeng, Zhang Bin, Sun Yuechen, Kang Baowei Chinese Journal of Semiconductors , 2006, 27(2): 294-297. |
| 19 |
An Analytical Threshold Voltage Model for Fully Depleted SOI MOSFETs Li Ruizhen, Han Zhengsheng Chinese Journal of Semiconductors , 2005, 26(12): 2303-2308. |
| 20 |
On-State Breakdown Model for High Voltage RESURF LDMOS Fang Jian, Yi Kun, Li Zhaoji, and Zhang Bo（436） Chinese Journal of Semiconductors , 2005, 26(3): 436-442. |
Article views: 3498 Times PDF downloads: 1755 Times Cited by: 0 Times
Received: 18 August 2015 Revised: 11 February 2010 Online: Published: 01 July 2010
| Citation: |
Tian Xin, Liu Xiangxin, Li Wenhong. A dual VCDL DLL based gate driver for zero-voltage-switching DC-DC converter[J]. Journal of Semiconductors, 2010, 31(7): 075012. doi: 10.1088/1674-4926/31/7/075012
****
Tian X, Liu X X, Li W H. A dual VCDL DLL based gate driver for zero-voltage-switching DC-DC converter[J]. J. Semicond., 2010, 31(7): 075012. doi: 10.1088/1674-4926/31/7/075012.
|
WeChat ID
Journal of Semiconductors © 2017 All Rights Reserved 京ICP备05085259号-2
DownLoad: