J. Semicond. > 2010, Volume 31 > Issue 8 > 085001

SEMICONDUCTOR INTEGRATED CIRCUITS

4 GHz bit-stream adder based on Σ Δ modulation

Liang Yong, Wang Zhigong, Meng Qiao and Guo Xiaodan

+ Author Affiliations
DOI: 10.1088/1674-4926/31/8/085001

PDF

Abstract: The conventional circuit model of a bit-stream adder based on sigma delta (Σ Δ ) modulation is improved with pipeline technology to make it work correctly at high frequencies. The integrated circuit (IC) of the bit-stream adder is designed with the source coupled logic structure and designed at the transistor level to increase the operating frequency. The IC is fabricated in TSMC's 0.18-μ m CMOS process. The chip area is 475 × 570 μ m2. A fully digital Σ Δ signal generator is designed with a field programmable gate array to test the chip. Experimental results show that the chip meets the function and performance demand of the design, and the chip can work at a frequency of higher than 4 GHz. The noise performance of the adder is analyzed and compared with both theory and experimental results. oindent

Key words: bit-streamaddersigma deltadigital signal generator oindent

  • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 3094 Times PDF downloads: 1415 Times Cited by: 0 Times

    History

    Received: 18 August 2015 Revised: 22 April 2010 Online: Published: 01 August 2010

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Liang Yong, Wang Zhigong, Meng Qiao, Guo Xiaodan. 4 GHz bit-stream adder based on Σ Δ modulation[J]. Journal of Semiconductors, 2010, 31(8): 085001. doi: 10.1088/1674-4926/31/8/085001 ****Liang Y, Wang Z G, Meng Q, Guo X D. 4 GHz bit-stream adder based on Σ Δ modulation[J]. J. Semicond., 2010, 31(8): 085001. doi: 10.1088/1674-4926/31/8/085001.
      Citation:
      Liang Yong, Wang Zhigong, Meng Qiao, Guo Xiaodan. 4 GHz bit-stream adder based on Σ Δ modulation[J]. Journal of Semiconductors, 2010, 31(8): 085001. doi: 10.1088/1674-4926/31/8/085001 ****
      Liang Y, Wang Z G, Meng Q, Guo X D. 4 GHz bit-stream adder based on Σ Δ modulation[J]. J. Semicond., 2010, 31(8): 085001. doi: 10.1088/1674-4926/31/8/085001.

      4 GHz bit-stream adder based on Σ Δ modulation

      DOI: 10.1088/1674-4926/31/8/085001
      • Received Date: 2015-08-18
      • Accepted Date: 2010-01-26
      • Revised Date: 2010-04-22
      • Published Date: 2010-07-31

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return