SEMICONDUCTOR INTEGRATED CIRCUITS
Abstract: A fast-locking all-digital delay-locked loop (ADDLL) is proposed for the DDR SDRAM controller interface in a field programmable gate array (FPGA). The ADDLL performs a 90° phase-shift so that the data strobe (DQS) can enlarge the data valid window in order to minimize skew. In order to further reduce the locking time and to prevent the harmonic locking problem, a time-to-digital converter (TDC) is proposed. A duty cycle corrector (DCC) is also designed in the ADDLL to adjust the output duty cycle to 50%. The ADDLL, implemented in a commercial 0.13 μm CMOS process, occupies a total of 0.017 mm2 of active area. Measurement results show that the ADDLL has an operating frequency range of 75 to 350 MHz and a total delay resolution of 15 ps. The time interval error (TIE) of the proposed circuit is 60.7 ps.
Key words: all digital DLL, DDR SDRAM controller, time-to-digital converter, duty cycle corrector, DCDL, FPGA
| [1] | |
| [2] | |
| [3] | |
| [4] | |
| [5] | |
| [6] | |
| [7] | |
| [8] | |
| [9] | |
| [10] | |
| [11] | |
| [12] | |
| [13] | |
| [14] | |
| [15] |
| 1 |
A survey of FPGA design for AI era Zhengjie Li, Yufan Zhang, Jian Wang, Jinmei Lai Journal of Semiconductors, 2020, 41(2): 021402. doi: 10.1088/1674-4926/41/2/021402 |
| 2 |
Towards efficient deep neural network training by FPGA-based batch-level parallelism Cheng Luo, Man-Kit Sit, Hongxiang Fan, Shuanglong Liu, Wayne Luk, et al. Journal of Semiconductors, 2020, 41(2): 022403. doi: 10.1088/1674-4926/41/2/022403 |
| 3 |
A 10 MHz ripple-based on-time controlled buck converter with dual ripple compensation Danzhu Lü, Jiale Yu, Zhiliang Hong Journal of Semiconductors, 2013, 34(2): 025005. doi: 10.1088/1674-4926/34/2/025005 |
| 4 |
A multi-path gated ring oscillator based time-to-digital converter in 65 nm CMOS technology Chen Jiang, Yumei Huang, Zhiliang Hong Journal of Semiconductors, 2013, 34(3): 035004. doi: 10.1088/1674-4926/34/3/035004 |
| 5 |
A new FPGA with 4/5-input LUT and optimized carry chain Mao Zhidong, Chen Liguang, Wang Yuan, Lai Jinmei Journal of Semiconductors, 2012, 33(7): 075009. doi: 10.1088/1674-4926/33/7/075009 |
| 6 |
An IO block array in a radiation-hardened SOI SRAM-based FPGA Zhao Yan, Wu Lihua, Han Xiaowei, Li Yan, Zhang Qianli, et al. Journal of Semiconductors, 2012, 33(1): 015010. doi: 10.1088/1674-4926/33/1/015010 |
| 7 |
Regular FPGA based on regular fabric Chen Xun, Zhu Jianwen, Zhang Minxuan Journal of Semiconductors, 2011, 32(8): 085015. doi: 10.1088/1674-4926/32/8/085015 |
| 8 |
A radiation-hardened SOI-based FPGA Han Xiaowei, Wu Lihua, Zhao Yan, Li Yan, Zhang Qianli, et al. Journal of Semiconductors, 2011, 32(7): 075012. doi: 10.1088/1674-4926/32/7/075012 |
| 9 |
Graph theory for FPGA minimum configurations Ruan Aiwu, Li Wenchang, Xiang Chuanyin, Song Jiangmin, Kang Shi, et al. Journal of Semiconductors, 2011, 32(11): 115018. doi: 10.1088/1674-4926/32/11/115018 |
| 10 |
A new FPGA architecture suitable for DSP applications Wang Liyun, Lai Jinmei, Tong Jiarong, Tang Pushan, Chen Xing, et al. Journal of Semiconductors, 2011, 32(5): 055012. doi: 10.1088/1674-4926/32/5/055012 |
| 11 |
Design and implementation of a programming circuit in radiation-hardened FPGA Wu Lihua, Han Xiaowei, Zhao Yan, Liu Zhongli, Yu Fang, et al. Journal of Semiconductors, 2011, 32(8): 085012. doi: 10.1088/1674-4926/32/8/085012 |
| 12 |
A 12 bit 100 MS/s pipelined analog to digital converter without calibration Cai Xiaobo, Li Fule, Zhang Chun, Wang Zhihua Journal of Semiconductors, 2010, 31(11): 115007. doi: 10.1088/1674-4926/31/11/115007 |
| 13 |
Designand implementation of a delay-optimized universal programmable routing circuit for FPGAs Wu Fang, Zhang Huowen, Lai Jinmei, Wang Yuan, Chen Liguang, et al. Journal of Semiconductors, 2009, 30(6): 065010. doi: 10.1088/1674-4926/30/6/065010 |
| 14 |
Design and Implementation of an FDP Chip Chen Liguang, Wang Yabin, Wu Fang, Lai Jinmei, Tong Jiarong, et al. Journal of Semiconductors, 2008, 29(4): 713-718. |
| 15 |
Design of a Dedicated Reconfigurable Multiplier in an FPGA Yu Hongmin, Chen Stanley L, Liu Zhongli Journal of Semiconductors, 2008, 29(11): 2218-2225. |
| 16 |
Optimization of Global Signal Networks for Island-Style FPGAs Ni Minghao, Chan S L, Liu Zhongli Journal of Semiconductors, 2008, 29(9): 1764-1769. |
| 17 |
A Novel Verification Development Platform for PassiveUHF RFID Tag Chen Liying, Hou Chunping, Mao Luhong, Wu Shunhua, Xu Zhenmei, et al. Chinese Journal of Semiconductors , 2007, 28(11): 1696-1700. |
| 18 |
A Novel Sampling Switch Suitable for Low-Voltage Analog-to-Digital Converters Peng Yunfeng, Zhou Feng Chinese Journal of Semiconductors , 2006, 27(8): 1367-1372. |
| 19 |
Accurate Interconnection Length and Routing Channel Width Estimates for FPGAs Gao Haixia, Ma Xiaohua, Yang Yintang Chinese Journal of Semiconductors , 2006, 27(7): 1196-1200. |
| 20 |
Improving Detectability of Resistive Shorts in FPGA Interconnects Chinese Journal of Semiconductors , 2005, 26(4): 683-688. |
Article views: 4255 Times PDF downloads: 5992 Times Cited by: 0 Times
Received: 20 August 2015 Revised: 11 May 2011 Online: Published: 01 October 2011
| Citation: |
Chen Zhujia, Yang Haigang, Liu Fei, Wang Yu. A fast-locking all-digital delay-locked loop for phase/delay generation in an FPGA[J]. Journal of Semiconductors, 2011, 32(10): 105010. doi: 10.1088/1674-4926/32/10/105010
****
Chen Z J, Yang H G, Liu F, Wang Y. A fast-locking all-digital delay-locked loop for phase/delay generation in an FPGA[J]. J. Semicond., 2011, 32(10): 105010. doi: 10.1088/1674-4926/32/10/105010.
|
| [1] | |
| [2] | |
| [3] | |
| [4] | |
| [5] | |
| [6] | |
| [7] | |
| [8] | |
| [9] | |
| [10] | |
| [11] | |
| [12] | |
| [13] | |
| [14] | |
| [15] |
WeChat ID
Journal of Semiconductors © 2017 All Rights Reserved 京ICP备05085259号-2
DownLoad: