J. Semicond. > 2011, Volume 32 > Issue 3 > 035002

SEMICONDUCTOR INTEGRATED CIRCUITS

A low power 12-bit 200-kS/s SAR ADC with a differential time domain comparator

Yang Siyu, Zhang Hui, Fu Wenhui, Yi Ting and Hong Zhiliang

+ Author Affiliations
DOI: 10.1088/1674-4926/32/3/035002

PDF

Abstract: A low power 12-bit 200-kS/s SAR ADC is proposed. This features a differential time domain comparator whose offset is cancelled by using a charge pump and a phase frequency detector instead of the preamplifiers usually needed in a high resolution comparator. The proposed ADC is manufactured in 0.18-μm CMOS technology and the measured SNR and SNDR are 62.5 dB and 59.3 dB, respectively, with a power consumption of 72 μW at a 200-kS/s sampling rate. The device operates with a 1.8-V power supply and achieves a FOM of 477 fJ/conversion-step.

Key words: successive approximation registerA/Ddifferential time domain comparator

  • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 4153 Times PDF downloads: 4583 Times Cited by: 0 Times

    History

    Received: 18 August 2015 Revised: 11 November 2010 Online: Published: 01 March 2011

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Yang Siyu, Zhang Hui, Fu Wenhui, Yi Ting, Hong Zhiliang. A low power 12-bit 200-kS/s SAR ADC with a differential time domain comparator[J]. Journal of Semiconductors, 2011, 32(3): 035002. doi: 10.1088/1674-4926/32/3/035002 ****Yang S Y, Zhang H, Fu W H, Yi T, Hong Z L. A low power 12-bit 200-kS/s SAR ADC with a differential time domain comparator[J]. J. Semicond., 2011, 32(3): 035002. doi: 10.1088/1674-4926/32/3/035002.
      Citation:
      Yang Siyu, Zhang Hui, Fu Wenhui, Yi Ting, Hong Zhiliang. A low power 12-bit 200-kS/s SAR ADC with a differential time domain comparator[J]. Journal of Semiconductors, 2011, 32(3): 035002. doi: 10.1088/1674-4926/32/3/035002 ****
      Yang S Y, Zhang H, Fu W H, Yi T, Hong Z L. A low power 12-bit 200-kS/s SAR ADC with a differential time domain comparator[J]. J. Semicond., 2011, 32(3): 035002. doi: 10.1088/1674-4926/32/3/035002.

      A low power 12-bit 200-kS/s SAR ADC with a differential time domain comparator

      DOI: 10.1088/1674-4926/32/3/035002
      • Received Date: 2015-08-18
      • Accepted Date: 2010-07-21
      • Revised Date: 2010-11-11
      • Published Date: 2011-02-23

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return