
SEMICONDUCTOR INTEGRATED CIRCUITS
Abstract: A 1.2 GHz frequency synthesizer integrated in a RF receiver for Beidou navigation is implemented in standard 0.18 μ m CMOS technology. A distributed biased varactor LC voltage-controlled oscillator is employed to achieve low tuning sensitivity and optimized phase noise performance. A high-speed and low-switching-noise divider-by-2 circuit based on a source-coupled logic structure is adopted to generate a quadrature (I/Q) local oscillating signal. A high-speed 8/9 dual-modulus prescaler (DMP), a programmable-delay phase frequency detector without dead-zone problem, and a programmable-current charge pump are also integrated into the frequency synthesizer. The frequency synthesizer demonstrates an output frequency from 1.05 to 1.30 GHz, and the phase noise is –98.53 dBc/Hz at 100-kHz offset and –121.92 dBc/Hz at 1-MHz offset from the carrier frequency of 1.21 GHz. The power dissipation of the core circuits without the output buffer is 9.8 mW from a 1.8 V power supply. The total area of the receiver is 2.4 × 1.6 mm2.
Key words: Beidou receiver, frequency synthesizer, voltage-controlled oscillator, quadrature output divider, phase noise
1 |
Lulu Zheng, Xianglong Bi, Xuhong Ma, Guibin Liu, Binbin Liu, et al. Journal of Semiconductors, 2024, 45(12): 122401. doi: 10.1088/1674-4926/24060028 |
2 |
A fully-differential phase-locked loop frequency synthesizer for 60-GHz wireless communication Lixue Kuang, Baoyong Chi, Lei Chen, Wen Jia, Zhihua Wang, et al. Journal of Semiconductors, 2014, 35(12): 125002. doi: 10.1088/1674-4926/35/12/125002 |
3 |
A 220-1100 MHz low phase-noise frequency synthesizer with wide-band VCO and selectable I/Q divider Hua Chen, Renjie Gong, Xu Cheng, Yulin Zhang, Zhong Gao, et al. Journal of Semiconductors, 2014, 35(12): 125006. doi: 10.1088/1674-4926/35/12/125006 |
4 |
A 55 nm CMOS ΔΣ fractional-N frequency synthesizer for WLAN transceivers with low noise filters Mingyi Chen, Xiaojie Chu, Peng Yu, Jun Yan, Yin Shi, et al. Journal of Semiconductors, 2013, 34(10): 105001. doi: 10.1088/1674-4926/34/10/105001 |
5 |
A 8.75–11.2-GHz, low phase noise fractional-N synthesizer for 802.11a/b/g zero-IF transceiver Mei Niansong, Pan Yaohua, Huang Yumei, Hong Zhiliang Journal of Semiconductors, 2011, 32(6): 065003. doi: 10.1088/1674-4926/32/6/065003 |
6 |
A 4 GHz quadrature output fractional-N frequency synthesizer for an IR-UWB transceiver Guo Shita, Huang Lu, Yuan Haiquan, Feng Lisong, Liu Zhiming, et al. Journal of Semiconductors, 2010, 31(3): 035002. doi: 10.1088/1674-4926/31/3/035002 |
7 |
A low-power and low-phase-noise LC digitally controlled oscillator featuring a novel capacitor bank Tian Huanhuan, Li Zhiqiang, Chen Pufeng, Wu Rufei, Zhang Haiying, et al. Journal of Semiconductors, 2010, 31(12): 125003. doi: 10.1088/1674-4926/31/12/125003 |
8 |
A 0.5–1.7 GHz low phase noise ring-oscillator-based PLL for mixed-signal SoCs Jiao Yishu, Zhou Yumei, Jiang Jianhua, Wu Bin Journal of Semiconductors, 2010, 31(9): 095002. doi: 10.1088/1674-4926/31/9/095002 |
9 |
A 2-to-2.4-GHz differentially-tuned fractional- Meng Lingbu, Lu Lei, Zhao Wei, Tang Zhangwen Journal of Semiconductors, 2010, 31(7): 075007. doi: 10.1088/1674-4926/31/7/075007 |
10 |
A low-phase-noise digitally controlled crystal oscillator for DVB TV tuners Zhao Wei, Lu Lei, Tang Zhangwen Journal of Semiconductors, 2010, 31(7): 075003. doi: 10.1088/1674-4926/31/7/075003 |
11 |
A fast-hopping 3-band CMOS frequency synthesizer for MB-OFDM UWB system Zheng Yongzheng, Xia Lingli, Li Weinan, Huang Yumei, Hong Zhiliang, et al. Journal of Semiconductors, 2009, 30(9): 095006. doi: 10.1088/1674-4926/30/9/095006 |
12 |
A Low Noise,Low Power Fully Digitally Controlled LC Oscillator for PHS Transceivers Wang Shaohua, Yu Guangming, Liu Yongpan, Yang Huazhong Chinese Journal of Semiconductors , 2007, 28(11): 1836-1843. |
13 |
CMOS Implementation of a Wideband Low Phase Noise PLL Frequency Synthesizer Chen Zuotian, Wu Xuan, Tang Shoulong, Wu Jianhui Chinese Journal of Semiconductors , 2006, 27(10): 1838-1843. |
14 |
Digital Coarse Tuning Loop for Wide-Band Fast-Settling Dual-Loop Frequency Synthesizers Liu Junhua, Liao Huailin, Yin Jun, Huang Ru, Zhang Xing, et al. Chinese Journal of Semiconductors , 2006, 27(11): 1911-1917. |
15 |
Shi Hao, Liu Junhua, Zhang Guoyan, Liao Huailin, Huang Ru, et al. Chinese Journal of Semiconductors , 2006, 27(4): 646-652. |
16 |
Tang Lu, Wang Zhigong, Huang Ting, Li Zhiqun Chinese Journal of Semiconductors , 2006, 27(3): 459-466. |
17 |
A CMOS Fully Integrated Frequency Synthesizer with Stability Compensation Chinese Journal of Semiconductors , 2005, 26(8): 1524-1531. |
18 |
Design of Down Scalers in Mixed-Signal GHz Frequency Synthesizer Chinese Journal of Semiconductors , 2005, 26(9): 1711-1715. |
19 |
Low Phase Noise Quadrature Oscillators Using New Injection Locked Technique Chinese Journal of Semiconductors , 2005, 26(9): 1705-1710. |
20 |
A 2.4GHz Quadrature Output Frequency Synthesizer Chinese Journal of Semiconductors , 2005, 26(10): 1910-1915. |
Article views: 3940 Times PDF downloads: 2245 Times Cited by: 0 Times
Received: 18 August 2015 Revised: 20 March 2011 Online: Published: 01 July 2011
Citation: |
Li Zhenrong, Zhuang Yiqi, Li Bing, Jin Gang. A 9.8-mW 1.2-GHz CMOS frequency synthesizer with a low phase-noise LC-VCO and an I/Q frequency divider[J]. Journal of Semiconductors, 2011, 32(7): 075008. doi: 10.1088/1674-4926/32/7/075008
****
Li Z R, Zhuang Y Q, Li B, Jin G. A 9.8-mW 1.2-GHz CMOS frequency synthesizer with a low phase-noise LC-VCO and an I/Q frequency divider[J]. J. Semicond., 2011, 32(7): 075008. doi: 10.1088/1674-4926/32/7/075008.
|
Journal of Semiconductors © 2017 All Rights Reserved 京ICP备05085259号-2