J. Semicond. > 2011, Volume 32 > Issue 8 > 085015

SEMICONDUCTOR INTEGRATED CIRCUITS

Regular FPGA based on regular fabric

Chen Xun, Zhu Jianwen and Zhang Minxuan

+ Author Affiliations
DOI: 10.1088/1674-4926/32/8/085015

PDF

Abstract: In the sub-wavelength regime, design for manufacturability (DFM) becomes increasingly important for field programmable gate arrays (FPGAs). In this paper, an automated tile generation flow targeting micro-regular fabric is reported. Using a publicly accessible, well-documented academic FPGA as a case study, we found that compared to the tile generators previously reported, our generated micro-regular tile incurs less than 10% area overhead, which could be potentially recovered by process window optimization, thanks to its superior printability. In addition, we demonstrate that on 45 nm technology, the generated FPGA tile reduces lithography induced process variation by 33%, and reduce probability of failure by 21.2%. If a further overhead of 10% area can be recovered by enhanced resolution, we can achieve the variation reduction of 93.8% and reduce the probability of failure by 16.2%.

Key words: FPGA

[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[9]
[10]
[11]
[12]
[13]
[14]
[15]
[16]
[17]
[18]
[19]
[20]
[21]
[22]
[23]
[24]
[25]
[26]
1

Towards efficient deep neural network training by FPGA-based batch-level parallelism

Cheng Luo, Man-Kit Sit, Hongxiang Fan, Shuanglong Liu, Wayne Luk, et al.

Journal of Semiconductors, 2020, 41(2): 022403. doi: 10.1088/1674-4926/41/2/022403

2

A survey of FPGA design for AI era

Zhengjie Li, Yufan Zhang, Jian Wang, Jinmei Lai

Journal of Semiconductors, 2020, 41(2): 021402. doi: 10.1088/1674-4926/41/2/021402

3

A new FPGA with 4/5-input LUT and optimized carry chain

Mao Zhidong, Chen Liguang, Wang Yuan, Lai Jinmei

Journal of Semiconductors, 2012, 33(7): 075009. doi: 10.1088/1674-4926/33/7/075009

4

An IO block array in a radiation-hardened SOI SRAM-based FPGA

Zhao Yan, Wu Lihua, Han Xiaowei, Li Yan, Zhang Qianli, et al.

Journal of Semiconductors, 2012, 33(1): 015010. doi: 10.1088/1674-4926/33/1/015010

5

A fast-locking all-digital delay-locked loop for phase/delay generation in an FPGA

Chen Zhujia, Yang Haigang, Liu Fei, Wang Yu

Journal of Semiconductors, 2011, 32(10): 105010. doi: 10.1088/1674-4926/32/10/105010

6

A new FPGA architecture suitable for DSP applications

Wang Liyun, Lai Jinmei, Tong Jiarong, Tang Pushan, Chen Xing, et al.

Journal of Semiconductors, 2011, 32(5): 055012. doi: 10.1088/1674-4926/32/5/055012

7

Design and implementation of a programming circuit in radiation-hardened FPGA

Wu Lihua, Han Xiaowei, Zhao Yan, Liu Zhongli, Yu Fang, et al.

Journal of Semiconductors, 2011, 32(8): 085012. doi: 10.1088/1674-4926/32/8/085012

8

A radiation-hardened SOI-based FPGA

Han Xiaowei, Wu Lihua, Zhao Yan, Li Yan, Zhang Qianli, et al.

Journal of Semiconductors, 2011, 32(7): 075012. doi: 10.1088/1674-4926/32/7/075012

9

Graph theory for FPGA minimum configurations

Ruan Aiwu, Li Wenchang, Xiang Chuanyin, Song Jiangmin, Kang Shi, et al.

Journal of Semiconductors, 2011, 32(11): 115018. doi: 10.1088/1674-4926/32/11/115018

10

Design for an IO block array in a tile-based FPGA

Ding Guangxin, Chen Lingdou, Liu Zhongli

Journal of Semiconductors, 2009, 30(8): 085008. doi: 10.1088/1674-4926/30/8/085008

11

Designand implementation of a delay-optimized universal programmable routing circuit for FPGAs

Wu Fang, Zhang Huowen, Lai Jinmei, Wang Yuan, Chen Liguang, et al.

Journal of Semiconductors, 2009, 30(6): 065010. doi: 10.1088/1674-4926/30/6/065010

12

Circuit design of a novel FPGA chip FDP2008

Wu Fang, Wang Yabin, Chen Liguang, Wang Jian, Lai Jinmei, et al.

Journal of Semiconductors, 2009, 30(11): 115009. doi: 10.1088/1674-4926/30/11/115009

13

Design and Implementation of an FDP Chip

Chen Liguang, Wang Yabin, Wu Fang, Lai Jinmei, Tong Jiarong, et al.

Journal of Semiconductors, 2008, 29(4): 713-718.

14

Design of a Dedicated Reconfigurable Multiplier in an FPGA

Yu Hongmin, Chen Stanley L, Liu Zhongli

Journal of Semiconductors, 2008, 29(11): 2218-2225.

15

Optimization of Global Signal Networks for Island-Style FPGAs

Ni Minghao, Chan S L, Liu Zhongli

Journal of Semiconductors, 2008, 29(9): 1764-1769.

16

An AND-LUT Based Hybrid FPGA Architecture

Chen Liguang, Lai Jinmei, Tong Jiarong

Chinese Journal of Semiconductors , 2007, 28(3): 398-403.

17

A Novel Verification Development Platform for PassiveUHF RFID Tag

Chen Liying, Hou Chunping, Mao Luhong, Wu Shunhua, Xu Zhenmei, et al.

Chinese Journal of Semiconductors , 2007, 28(11): 1696-1700.

18

Accurate Interconnection Length and Routing Channel Width Estimates for FPGAs

Gao Haixia, Ma Xiaohua, Yang Yintang

Chinese Journal of Semiconductors , 2006, 27(7): 1196-1200.

19

Theoretical Analysis of Effect of LUT Size on Area and Delay of FPGA

Chinese Journal of Semiconductors , 2005, 26(5): 893-898.

20

Improving Detectability of Resistive Shorts in FPGA Interconnects

Chinese Journal of Semiconductors , 2005, 26(4): 683-688.

  • Search

    Advanced Search >>

    GET CITATION

    Chen Xun, Zhu Jianwen, Zhang Minxuan. Regular FPGA based on regular fabric[J]. Journal of Semiconductors, 2011, 32(8): 085015. doi: 10.1088/1674-4926/32/8/085015
    Chen X, Zhu J W, Zhang M X. Regular FPGA based on regular fabric[J]. J. Semicond., 2011, 32(8): 085015. doi: 10.1088/1674-4926/32/8/085015.
    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 3345 Times PDF downloads: 1744 Times Cited by: 0 Times

    History

    Received: 18 August 2015 Revised: 12 April 2011 Online: Published: 01 August 2011

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Chen Xun, Zhu Jianwen, Zhang Minxuan. Regular FPGA based on regular fabric[J]. Journal of Semiconductors, 2011, 32(8): 085015. doi: 10.1088/1674-4926/32/8/085015 ****Chen X, Zhu J W, Zhang M X. Regular FPGA based on regular fabric[J]. J. Semicond., 2011, 32(8): 085015. doi: 10.1088/1674-4926/32/8/085015.
      Citation:
      Chen Xun, Zhu Jianwen, Zhang Minxuan. Regular FPGA based on regular fabric[J]. Journal of Semiconductors, 2011, 32(8): 085015. doi: 10.1088/1674-4926/32/8/085015 ****
      Chen X, Zhu J W, Zhang M X. Regular FPGA based on regular fabric[J]. J. Semicond., 2011, 32(8): 085015. doi: 10.1088/1674-4926/32/8/085015.

      Regular FPGA based on regular fabric

      DOI: 10.1088/1674-4926/32/8/085015
      • Received Date: 2015-08-18
      • Accepted Date: 2011-02-20
      • Revised Date: 2011-04-12
      • Published Date: 2011-07-19

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return