J. Semicond. > 2012, Volume 33 > Issue 12 > 125005

SEMICONDUCTOR INTEGRATED CIRCUITS

Design and analysis of a bang-bang PLL for 6.25 Gbps SerDes

Zhou Mingzhu

+ Author Affiliations
DOI: 10.1088/1674-4926/33/12/125005

PDF

Abstract: An analysis illustrates the loop nonlinear performance in a bang-bang PLL. A third-order equivalent model is deduced to give an approximate evaluation of the loop parameters. The architecture of the proposed phase detector is composed of four master-slave DFFs and two XORs based on the current mode logic circuit. A no-load architecture is introduced in the XOR design. The oscillator is designed with an LC VCO implementation for the jitter requirement. A simple voltage-to-current converter is proposed to drive the loop filter. The loop filter design is described in detail, which is important to ensure the nonlinear loop stability. The chip is fabricated in a 0.18 μm CMOS technology. The experimental results show that it can achieve the frequency range of 2.995 to 3.35 GHz, and a phase noise of -118.38 dBc/Hz at 1 MHz offset. The frequency to voltage gain is 270 MHz/V. The chip consumes less than 81 mW with 1.8 V supply voltage, and it occupies a 0.5 mm2 area.

Key words: PLLbang-bang PDLC VCO

[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[9]
[10]
[11]
[12]
[13]
  • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 4364 Times PDF downloads: 3431 Times Cited by: 0 Times

    History

    Received: 21 August 2015 Revised: 16 October 2012 Online: Published: 01 December 2012

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Zhou Mingzhu. Design and analysis of a bang-bang PLL for 6.25 Gbps SerDes[J]. Journal of Semiconductors, 2012, 33(12): 125005. doi: 10.1088/1674-4926/33/12/125005 ****Zhou M Z. Design and analysis of a bang-bang PLL for 6.25 Gbps SerDes[J]. J. Semicond., 2012, 33(12): 125005. doi: 10.1088/1674-4926/33/12/125005.
      Citation:
      Zhou Mingzhu. Design and analysis of a bang-bang PLL for 6.25 Gbps SerDes[J]. Journal of Semiconductors, 2012, 33(12): 125005. doi: 10.1088/1674-4926/33/12/125005 ****
      Zhou M Z. Design and analysis of a bang-bang PLL for 6.25 Gbps SerDes[J]. J. Semicond., 2012, 33(12): 125005. doi: 10.1088/1674-4926/33/12/125005.

      Design and analysis of a bang-bang PLL for 6.25 Gbps SerDes

      DOI: 10.1088/1674-4926/33/12/125005
      • Received Date: 2015-08-21
      • Accepted Date: 2012-09-16
      • Revised Date: 2012-10-16
      • Published Date: 2012-11-13

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return