
SEMICONDUCTOR DEVICES
Cui Ning, Liang Renrong, Wang Jing, Zhou Wei and Xu Jun
Abstract: A PNPN tunnel field effect transistor (TFET) with a high-k gate dielectric and a low-k fringe dielectric is introduced. The effects of the gate and fringe electric fields on the TFET's performance were investigated through two-dimensional simulations. The results showed that a high gate dielectric constant is preferable for enhancing the gate control over the channel, while a low fringe dielectric constant is useful to increase the band-to-band tunneling probability. The TFET device with the proposed structure has good switching characteristics, enhanced on-state current, and high process tolerance. It is suitable for low-power applications and could become a potential substitute in next-generation complementary metal-oxide-semiconductor technology.
Key words: TFET
[1] | |
[2] | |
[3] | |
[4] | |
[5] | |
[6] | |
[7] | |
[8] | |
[9] | |
[10] | |
[11] | |
[12] | |
[13] | |
[14] | |
[15] | |
[16] | |
[17] | |
[18] | |
[19] |
1 |
Design and simulation of nanoscale double-gate TFET/tunnel CNTFET Shashi Bala, Mamta Khosla Journal of Semiconductors, 2018, 39(4): 044001. doi: 10.1088/1674-4926/39/4/044001 |
2 |
Analysis of DC and analog/RF performance on Cyl-GAA-TFET using distinct device geometry S.K. Vishvakarma, Ankur Beohar, Vikas Vijayvargiya, Priyal Trivedi Journal of Semiconductors, 2017, 38(7): 074003. doi: 10.1088/1674-4926/38/7/074003 |
3 |
Compact model for ballistic single wall CNTFET under quantum capacitance limit Amandeep Singh, Mamta Khosla, Balwinder Raj Journal of Semiconductors, 2016, 37(10): 104001. doi: 10.1088/1674-4926/37/10/104001 |
4 |
Temperature effect on hetero structure junctionless tunnel FET Shiromani Balmukund Rahi, Bahniman Ghosh, Bhupesh Bishnoi Journal of Semiconductors, 2015, 36(3): 034002. doi: 10.1088/1674-4926/36/3/034002 |
5 |
Wei Wang, Lu Zhang, Xueying Wang, Zhubing Wang, Ting Zhang, et al. Journal of Semiconductors, 2014, 35(11): 114004. doi: 10.1088/1674-4926/35/11/114004 |
6 |
A simulation-based proposed high-k heterostructure AlGaAs/Si junctionless n-type tunnel FET Shiromani Balmukund Rahi, Bahniman Ghosh, Pranav Asthana Journal of Semiconductors, 2014, 35(11): 114005. doi: 10.1088/1674-4926/35/11/114005 |
7 |
Analytical modeling and simulation of germanium single gate silicon on insulator TFET T. S. Arun Samuel, N. B. Balamurugan Journal of Semiconductors, 2014, 35(3): 034002. doi: 10.1088/1674-4926/35/3/034002 |
8 |
Comparative study of leakage power in CNTFET over MOSFET device Sanjeet Kumar Sinha, Saurabh Chaudhury Journal of Semiconductors, 2014, 35(11): 114002. doi: 10.1088/1674-4926/35/11/114002 |
9 |
Wei Wang, Na Li, Yuzhou Ren, Hao Li, Lifen Zheng, et al. Journal of Semiconductors, 2013, 34(12): 124002. doi: 10.1088/1674-4926/34/12/124002 |
Article views: 4068 Times PDF downloads: 2689 Times Cited by: 0 Times
Received: 20 August 2015 Revised: 12 March 2012 Online: Published: 01 August 2012
Citation: |
Cui Ning, Liang Renrong, Wang Jing, Zhou Wei, Xu Jun. A PNPN tunnel field-effect transistor with high-k gate and low-k fringe dielectrics[J]. Journal of Semiconductors, 2012, 33(8): 084004. doi: 10.1088/1674-4926/33/8/084004
****
Cui N, Liang R R, Wang J, Zhou W, Xu J. A PNPN tunnel field-effect transistor with high-k gate and low-k fringe dielectrics[J]. J. Semicond., 2012, 33(8): 084004. doi: 10.1088/1674-4926/33/8/084004.
|
[1] | |
[2] | |
[3] | |
[4] | |
[5] | |
[6] | |
[7] | |
[8] | |
[9] | |
[10] | |
[11] | |
[12] | |
[13] | |
[14] | |
[15] | |
[16] | |
[17] | |
[18] | |
[19] |
Journal of Semiconductors © 2017 All Rights Reserved 京ICP备05085259号-2