Processing math: 100%
J. Semicond. > 2016, Volume 37 > Issue 12 > 125002

SEMICONDUCTOR INTEGRATED CIRCUITS

Design of replica bit line control circuit to optimize power for SRAM

Pengjun Wang, Keji Zhou, Huihong Zhang and Daohui Gong

+ Author Affiliations

 Corresponding author: Wang Pengjun, Email:wangpengjun@nbu.edu.cn

DOI: 10.1088/1674-4926/37/12/125002

PDF

Abstract: A design of a replica bit line control circuit to optimize power for SRAM is proposed. The proposed design overcomes the limitations of the traditional replica bit line control circuit, which cannot shut off the word line in time. In the novel design, the delay of word line enable and disable paths are balanced. Thus, the word line can be opened and shut off in time. Moreover, the chip select signal is decomposed, which prevents feedback oscillations caused by the replica bit line and the replica word line. As a result, the switch power caused by unnecessary discharging of the bit line is reduced. A 2-kb SRAM is fully custom designed in an SMIC 65-nm CMOS process. The traditional replica bit line control circuit and the new replica bit line control circuit are used in the designed SRAM, and their performances are compared with each other. The experimental results show that at a supply voltage of 1.2 V, the switch power consumption of the memory array can be reduced by 53.7%.

Key words: low powerstatic random access memory (SRAM)replica bit line control circuitcircuit design

With the development of medical electronics and portable devices, low power consumption has become one of the most important objectives for chip designers. At present, memory occupies most of the area and power consumption in a chip. The SRAM as high-performance and low-power memory is widely used in chip design. Therefore, reducing the power consumption of the SRAM can effectively prolong the equipment usage time[1-3]. SRAM power consumption mainly comes from the static power and dynamic power consumption of the memory array, decoder, clock control module, sense amplifier, and input and output circuits. Among these, the switching power of the memory array is the largest contributor to SRAM power consumption[4-5].

In order to reduce the switching power consumption of the memory array, the corresponding memory cell is normally opened by the word line to discharge the bit line for a short time. When the bit lines reach the correct voltage difference, the sense amplifier is turned on so as to output the corresponding data. Due to process deviation, the sense amplifier has an offset voltage[6]. When the voltage difference in the bit lines is less than the offset voltage, it is possible to read out the error data. On the contrary, if the voltage difference is too large, it will cause additional power consumption and delay. It is important to get an accurate sense amplifier enable signal and word line pulse to achieve low power consumption in the SRAM.

The simplest clock control circuit is composed of an inverter delay chain. The chain length is adjusted by simulation. There is a shortcoming of this method: its accuracy is not high. Due to the impact of the threshold voltage, power supply voltage, and ambient temperature factors, clock control circuit, which is composed of inverter delay chain, cannot accurately track discharge time[7]. In order to get the control signal accurately, Reference [8] puts forward the replica bit line control circuit. The replica unit of this circuit has a similar structure and environment to the memory unit in array. By controlling the replica bit line length, the circuit can better track the discharge time of the bit lines, and thus control the enable signal of the sense amplifier and the word line opening and closing.

For the sense amplifier enable signal, many different techniques have been put forth to reduce the influence on it from the threshold voltage, power supply voltage, the ambient temperature, and other factors[9-11]. Reference [10] puts forward a digital replica bit line delay technique using multiple replica units to discharge the replica bit line. Moreover, the discharge delay time is accumulated through the delay replication circuit, which can get an accurate bit line discharge time.

Due to the adoption of a plurality of replication units, the influence of the threshold voltage deviation can be effectively reduced, so that a very accurate sense amplifier enable signal can be obtained, and the working delay and the power consumption of the SRAM can be reduced. As for the word line signal, due to the traditional replica bit line control circuit, it cannot be promptly closed after the sense amplifier enable signal is effective; thus, unnecessary power consumption is increased due to the bit line additional discharge.

Reference [12] builds an internal self-test and numerical controlled delay unit to control the word line. The self-test circuit provided a suitable input to SRAM. This ensured that SRAM could be read normally with a reduced word line opening time, thus reducing the power consumption of the memory array. However, due to the additional self-test circuit, SRAM area and power usage increased correspondingly.

In view of this, a replica bit line control circuit is proposed to optimize power for SRAM. The proposed circuit reduces the switching power of the memory array, and does not require much additional space and power.

The replica bit line control circuit is a widely used time sequence control circuit that can precisely track the delay of the bit line. The traditional capacitor ratio replica bit line control circuit is shown in Figure 1[8]. The BS is the chip select signal, RBL is the replica bit line, RWL is the replica word line, WL is the memory array word line, GWL is the global word line, SAE is the sense amplifier enable signal, BL and BLB are the bit lines of the memory array. The basic working principle of the replica bit line control circuit is as follows:

Figure  1.  Traditional replica bit line control circuit.

Before the read operation starts, the bit lines of the memory array and replica bit lines are all charged to high level, and the chip select signal BS, replica word line RWL, and sense amplifier enable signal SAE are all discharged to low level. When the read cycle begins, BS is set to high level. Thus, the RWL is set to high level by charging from logic gate D1, and the RBL is discharged through replica unit under the control of the RWL. Simultaneously, the global word line GWL is set to high level. After RWL traverse logic gates B1-B4, memory array word line WL is engaged, which controls the memory cells of the array to discharge the bit line. When the line capacitance of the RBL is discharged to low level, the SAE will be set to high level through S1-S5, and the sense amplifier will be engaged to enlarge the voltage difference on the bit lines. As a result, the corresponding data is output.

The voltage difference on the bit lines ΔVBL can be determined by controlling the length of the replica bit line RBL, which is shown in Equation (1):

ΔVBL=VDDrh,

(1)

where r is the length of the replica bit line, h is the height of the memory cell array, and VDD is the power supply voltage. Because the environment of the replica cell is similar to the array storage unit, the replica bit line control circuit can accurately track the bit line discharge time, which is influenced by the threshold voltage, power supply voltage, and environment temperature.

There are two defects in the traditional control circuit of replica bit line. First, when the sense amplifier enable signal SAE is valid, the word line still needs to go through the logic gates S1 and D1 delay to shut down, which is shown in Equation (2):

Tpulse,WL=TD+Trbl,

(2)

where Trbl is the replica bit line discharge time, TD is the logic gate S1, D1 delay, Tpulse,WL is the word line opening time. The delay time TD will increase the voltage loss, which is not necessary. Particularly, in small capacity SRAM, the loss of voltage even exceeds its own need to establish the voltage difference. In addition, the chip select signal BS needs accurate timing control, and needs to be promptly set to low when the replica bit line RBL is set to low level.

Due to the control of the replica word line RWL, the replica bit line RBL will be set to the logic state opposite to the RWL. When the BS is valid, the RBL will, in turn, act on the RWL. Thus, the RWL will be set to the same level as the RBL. As a result, when the BS is set to high for a long time, it will lead to feedback oscillations, which is shown in Figure 2, and the line capacitor of RWL and RBL will be charged and discharged continuously, giving rise to unnecessary power consumption.

Figure  2.  Feedback oscillation caused by improper signal.

In order to overcome the shortcomings of the traditional replica bit line control circuit, we propose the following design. First, to eliminate the delay caused by the logic gates S1 and D1 in shutting off the word line, the logic gate B1 is designed to be directly controlled by the replica bit line RBL. When RBL is set to low level, the output node B1 is charged. Thus, the word line can be opened and closed in a timely manner when the sense amplifier is engaged.

Second, the charging and discharging of the RBL are all controlled by the replica word line RWL. Moreover, when the chip select signal BS is in high level, RWL is also controlled by RBL. As a result, there is a feedback oscillation between RBL and RWL. To eliminate this oscillation, the BS signal can be split into a read clock RCLK and write clock WCLK, and the logic gate B1 is added to a control signal of WCLK. Therefore, when the SRAM is undergoing a writing operation, the word line can be opened and closed by the WCLK. In addition, the anti signal of RCLK NOR the output signal of logic gate S1, and the replica word line RWL is generated. Meanwhile, the RCLK is used to control the charging operation of RBL. During SRAM read operation, RCLK is at high level; thus, the RBL charging path is turned off, avoiding feedback oscillation. Figure 3 shows the designed replica bit line control circuit to optimize power for the SRAM.

Figure  3.  Replica bit line control circuit to optimize power for SRAM.

WLEN is the enable signal of word line, and the logic gate B1 is controlled by the write clock WCLK, replica bit line RBL, and replica word line RWL. When the write operation is started, WCLK can directly control the WLEN, which controls the opening and closing of the memory array word line WL. The signal timing diagram of the circuit during read cycle is shown in Figure 4.

Figure  4.  Signal timing diagram of replica bit line control circuit to optimize power for SRAM.

Before the start of the read cycle, the read clock RCLK is maintained at a low level, RBL is set to high level, and RWL, WL, and SAE are all set to low level. When the read operation begins, the RCLK is set to a high level, so that the RWL is set to a high level too. As a result, the RBL is discharged by the replica unit. At the same time, the GWL is set to high level. After the delay of gates B1-B4, WL is engaged by RWL, and the bit line is discharged by the memory cell in the array.

When the replica bit line RBL is set to low level, after the delay of logic gates S1-S5, the SAE is set to high level, and then the sense amplifier is turned on. Because the logic gate B1 is controlled by the WL, the closing of RBL is no longer determined by the RWL. After the RBL is set to low level, the word line can be closed after the delay of logic gates B1-B4, eliminating the delay effect caused by the logic gates S1 and D1. Thus, as shown in Equation (2), the word line opening time TWL,pulse is equal to the replica bit line discharging time Trbl without the effect of delay TD . By adjusting the size of the devices to equalize the delay of logic gates S1-S5 and B1-B4, the word line can be turned off in time to avoid unnecessary power loss.

In order to verify that the SRAM works normally and saves memory array switching power consumption with the designed replica bit line control circuit, a 256 × 8 SRAM is proposed and designed based on the architecture suggested in References [13-15]. Its structure is shown in Figure 4. The storage unit of memory array uses the traditional 6T storage structure, due to the capacity of designed SRAM being 2-kb, so it does not need to split the memory array block.

The replica bit line control circuit to optimize the power consumption for the SRAM is placed on the left side of the memory array. The replica unit is close to the memory array, which can better track the influence from the threshold voltage, power supply voltage, and ambient temperature variables, thus reducing the SRAM read delay and power consumption. The load unit and drive unit of the replica bit line circuit structure are shown in the dashed box of Figure 5, and their basic structure is similar to the 6T storage structure. Among them, the Q node of the load unit and the node QB of the driving unit are all connected to VDD, so the discharge of the replica bit line will be influenced by the leakage current between node Q and RBL, which can effectively adapt to the slowest discharge situation caused by the leakage current of the bit line.

Figure  5.  Architecture of replica bit line control circuit to optimize power for SRAM and entire SRAM.

The decoder circuit and the address latch circuit are all placed on the left of the replica bit line control circuit. Close to the memory array, the word line length can be shortened. As a result, the switching power loss caused by the word line discharge is reduced.

In addition, all circuits except the memory array are needed to be clock controlled. Therefore, the clock circuit module is also arranged below the decoding module, and the left and right sides are the address latch module and the replica bit line control circuit, respectively.

The replica bit line control circuit and whole SRAM are designed in SMIC 65-nm CMOS process, and the layout is shown in Figure 6. The layout area is 108.7 × 53.94 μm2. The experimental results show that the maximum working frequency at 1.2-V supply voltage is 1.25 GHz, and its corresponding power is 7.1 mW. When the supply voltage changes to 0.7 V, the maximum working frequency is 220 MHz, and its corresponding power is 575.1 μW.

Figure  6.  (Color online) Layout of replica bit line control circuit to optimize power for SRAM and corresponding SRAM.

The designed replica bit line control circuit and traditional replica bit line control circuit are applied to the design of SRAM circuit respectively, and they have been compared in a variety of PVT (process corner, voltage, temperature) combinations. The results are listed in Table 1. PVT represents the process corner, power supply voltage, and the ambient temperature change in the circuit manufacturing and in normal operation of the circuit.

Table  1.  Performance comparison of replica bit line control circuit.
DownLoad: CSV  | Show Table

Among these, the process corners consist of five typical cases, which are shown as follows: TT (typical NMOS and typical PMOS); FF (fast NMOS and fast PMOS); SS (slow NMOS and slow PMOS); SF (slow NMOS and fast PMOS); FS (fast NMOS and slow PMOS).

Here, ΔV and ΔVmax represent the bit line swing when the sense amplifier starts working and the word line shut off, respectively. When the sense amplifier starts working, traditional replica bit line control circuit needs to effectively shut down the word line after the delay of an inverter and a NOR gate. The voltage loss can be obtained from Table 1, which shows that voltage loss even exceeds the voltage difference needed by the sense amplifier, thus causing unnecessary switching power.

Switching power Psw is obtained from the power required to charge the node, which is shown in Equation (3)[5]:

Psw=αfCLVDDΔV,

(3)

where α is the switch activity, f is the circuit working frequency, CL for load capacitance, VDD is the supply voltage, and ΔV is the charge and discharge amplitude of the node. In the case of the same power supply voltage, operating frequency, switching activity, and load capacitance, the switching power consumption of the array is determined by the difference between the maximum bit line swings. In this paper, we proposed a new replica bit line control circuit to overcome the shortcomings of traditional replica bit line control circuit. As we discussed before, due to the effect of logic gate S1 and D1 in Figure 1, the word line pulse of the traditional replica circuit is longer than the pulse of sense amplifier signal, which will discharge the voltage of bit lines more than we need. To resolve this problem, the logic gate B1 is designed to be directly controlled by the replica bit line RBL. When RBL is set to low level, the output node B1 is charged. As a result, the word line can be promptly closed by tracking the sense amplifier enable signal, which greatly reduces the voltage loss. For a 2-kb SRAM, 53.7% of the memory array switching power consumption can be saved under 1.20-V power supply.

In this paper, based on the analysis of the traditional replica bit line control circuit, a new type of SRAM power control circuit is proposed. Through balancing word line opening, shutdown path delay, and chip select signal decomposition method, the word line can be timely shut off. The feedback oscillation between the replica bit line and the replica word line is effectively avoided. As a result, switching power losses caused by the bit line unnecessary discharge is successfully reduced. In order to verify the designed replica bit line control circuit for saving power consumption, a 2-Kb SRAM is fully custom designed in SMIC 65-nm CMOS process, and compared with the traditional replica bit line control circuit. Under different process corners, the results show that the designed circuit can effectively control the time sequence of SRAM and reduce the switching power consumption of the memory array.



[1]
Alioto M. Ultra-low power VLSI circuit design demystified and explained: a tutorial. IEEE Trans Circuits Syst I, 2012, 59(1): 3 doi: 10.1109/TCSI.2011.2177004
[2]
Yang Q K, Wang P J, Zheng X S. Design of ternary counter based on adiabatic domino circuit. Journal of Electronics (China), 2013, 30(1): 104 doi: 10.1007/s11767-013-2134-2
[3]
Cai Jiangzheng, Zhang Sumin, Yuan Jia, et al. A 320 mV, 6 kb subthreshold 10T SRAM employing voltage lowering techniques. Journal of Semiconductors, 2015, 36(6): 065007 doi: 10.1088/1674-4926/36/6/065007
[4]
Sinangil M E, Chandrakasan A P. Application-specific SRAM design using output prediction to reduce bit-line switching activity and statistically gated sense amplifiers for up to 1.9 lower energy/access. IEEE J Solid-State Circuits, 2014, 49(1): 107 doi: 10.1109/JSSC.2013.2280310
[5]
Pasandi G, Mehrabi K, Fakhraie S M. A new low-power SRAM block suitable for applications with normal data distribution. Iranian Conference on Electrical Engineering, 2015: 1316 https://www.researchgate.net/profile/Ghasem_Pasandi/publication/281243220_A_New_Low-Power_SRAM_Block_Suitable_for_Applications_with_Normal_Data_Distribution/links/55f951f608aeafc8ac224404.pdf?origin=publication_detail
[6]
Na T, Woo S H, Kim J, et al. Comparative study of various latch-type sense amplifiers. IEEE Trans Very Large Scale Integr Syst, 2014, 22(2): 425 doi: 10.1109/TVLSI.2013.2239320
[7]
Arandilla C D C, Madamba J A R. Comparison of replica bitline technique and chain delay technique as read timing control for low-power asynchronous SRAM. 2011 Fifth Asia Modelling Symposium, 2011: 275 http://cn.bing.com/academic/profile?id=2346687240&encoded=0&v=paper_preview&mkt=zh-cn
[8]
Amrutur B S, Horowitz M. A replica technique for wordline and sense control in low-power SRAM's. IEEE J Solid-State Circuits, 1998, 33(8): 1208 doi: 10.1109/4.705359
[9]
Lu W, Peng C, Tao Y, et al. Efficient replica bitline technique for variation-tolerant timing generation scheme of SRAM sense amplifiers. Electron Lett, 2015, 51(10): 742 doi: 10.1049/el.2015.0574
[10]
Niki Y, Kawasumi A, Suzuki A, et al. A digitized replica bitline delay technique for random-variation-tolerant timing generation of SRAM sense amplifiers. IEEE J Solid-State Circuits, 2011, 46(11): 2545 doi: 10.1109/JSSC.2011.2164294
[11]
Wu J H, Zhu J F, Xia Y C, et al. A multiple-stage parallel replica-bitline delay addition technique for reducing timing variation of SRAM sense amplifiers. IEEE Trans Circuits Syst II, 2014, 61(4): 264 doi: 10.1109/TCSII.2014.2304893
[12]
Abu-Rahma M H, Anis M, Yoon S S. Reducing SRAM power using fine-grained wordline pulsewidth control. IEEE Trans Very Large Scale Integr Syst, 2010, 18(3): 356 doi: 10.1109/TVLSI.2009.2012511
[13]
Wang Y, Ahn H, Bhattacharya U, et al. A 1.1 GHz 12 μA/Mb-leakage SRAM design in 65 nm ultra-low-power CMOS technology with integrated leakage reduction for mobile applications. IEEE J Solid-State Circuits, 2008, 43(1): 172 doi: 10.1109/JSSC.2007.907996
[14]
Karl E, Wang Y, Ng Y G, et al. A 4.6 GHz 162 Mb SRAM design in 22 nm tri-gate CMOS technology with integrated active VMIN-enhancing assist circuitry. IEEE International Solid-State Circuits Conference Digest of Technical Papers, 2012: 230232 http://cn.bing.com/academic/profile?id=2015854837&encoded=0&v=paper_preview&mkt=zh-cn
[15]
Ding Lili, Yao Zhibin, Guo Hongxia, et al, Worst-case total dose radiation effect in deep-submicron SRAM circuits. Journal of Semiconductors, 2012, 33(7): 075010 doi: 10.1088/1674-4926/33/7/075010
Fig. 1.  Traditional replica bit line control circuit.

Fig. 2.  Feedback oscillation caused by improper signal.

Fig. 3.  Replica bit line control circuit to optimize power for SRAM.

Fig. 4.  Signal timing diagram of replica bit line control circuit to optimize power for SRAM.

Fig. 5.  Architecture of replica bit line control circuit to optimize power for SRAM and entire SRAM.

Fig. 6.  (Color online) Layout of replica bit line control circuit to optimize power for SRAM and corresponding SRAM.

Table 1.   Performance comparison of replica bit line control circuit.

[1]
Alioto M. Ultra-low power VLSI circuit design demystified and explained: a tutorial. IEEE Trans Circuits Syst I, 2012, 59(1): 3 doi: 10.1109/TCSI.2011.2177004
[2]
Yang Q K, Wang P J, Zheng X S. Design of ternary counter based on adiabatic domino circuit. Journal of Electronics (China), 2013, 30(1): 104 doi: 10.1007/s11767-013-2134-2
[3]
Cai Jiangzheng, Zhang Sumin, Yuan Jia, et al. A 320 mV, 6 kb subthreshold 10T SRAM employing voltage lowering techniques. Journal of Semiconductors, 2015, 36(6): 065007 doi: 10.1088/1674-4926/36/6/065007
[4]
Sinangil M E, Chandrakasan A P. Application-specific SRAM design using output prediction to reduce bit-line switching activity and statistically gated sense amplifiers for up to 1.9 lower energy/access. IEEE J Solid-State Circuits, 2014, 49(1): 107 doi: 10.1109/JSSC.2013.2280310
[5]
Pasandi G, Mehrabi K, Fakhraie S M. A new low-power SRAM block suitable for applications with normal data distribution. Iranian Conference on Electrical Engineering, 2015: 1316 https://www.researchgate.net/profile/Ghasem_Pasandi/publication/281243220_A_New_Low-Power_SRAM_Block_Suitable_for_Applications_with_Normal_Data_Distribution/links/55f951f608aeafc8ac224404.pdf?origin=publication_detail
[6]
Na T, Woo S H, Kim J, et al. Comparative study of various latch-type sense amplifiers. IEEE Trans Very Large Scale Integr Syst, 2014, 22(2): 425 doi: 10.1109/TVLSI.2013.2239320
[7]
Arandilla C D C, Madamba J A R. Comparison of replica bitline technique and chain delay technique as read timing control for low-power asynchronous SRAM. 2011 Fifth Asia Modelling Symposium, 2011: 275 http://cn.bing.com/academic/profile?id=2346687240&encoded=0&v=paper_preview&mkt=zh-cn
[8]
Amrutur B S, Horowitz M. A replica technique for wordline and sense control in low-power SRAM's. IEEE J Solid-State Circuits, 1998, 33(8): 1208 doi: 10.1109/4.705359
[9]
Lu W, Peng C, Tao Y, et al. Efficient replica bitline technique for variation-tolerant timing generation scheme of SRAM sense amplifiers. Electron Lett, 2015, 51(10): 742 doi: 10.1049/el.2015.0574
[10]
Niki Y, Kawasumi A, Suzuki A, et al. A digitized replica bitline delay technique for random-variation-tolerant timing generation of SRAM sense amplifiers. IEEE J Solid-State Circuits, 2011, 46(11): 2545 doi: 10.1109/JSSC.2011.2164294
[11]
Wu J H, Zhu J F, Xia Y C, et al. A multiple-stage parallel replica-bitline delay addition technique for reducing timing variation of SRAM sense amplifiers. IEEE Trans Circuits Syst II, 2014, 61(4): 264 doi: 10.1109/TCSII.2014.2304893
[12]
Abu-Rahma M H, Anis M, Yoon S S. Reducing SRAM power using fine-grained wordline pulsewidth control. IEEE Trans Very Large Scale Integr Syst, 2010, 18(3): 356 doi: 10.1109/TVLSI.2009.2012511
[13]
Wang Y, Ahn H, Bhattacharya U, et al. A 1.1 GHz 12 μA/Mb-leakage SRAM design in 65 nm ultra-low-power CMOS technology with integrated leakage reduction for mobile applications. IEEE J Solid-State Circuits, 2008, 43(1): 172 doi: 10.1109/JSSC.2007.907996
[14]
Karl E, Wang Y, Ng Y G, et al. A 4.6 GHz 162 Mb SRAM design in 22 nm tri-gate CMOS technology with integrated active VMIN-enhancing assist circuitry. IEEE International Solid-State Circuits Conference Digest of Technical Papers, 2012: 230232 http://cn.bing.com/academic/profile?id=2015854837&encoded=0&v=paper_preview&mkt=zh-cn
[15]
Ding Lili, Yao Zhibin, Guo Hongxia, et al, Worst-case total dose radiation effect in deep-submicron SRAM circuits. Journal of Semiconductors, 2012, 33(7): 075010 doi: 10.1088/1674-4926/33/7/075010
1

Novel design techniques for noise-tolerant power-gated CMOS circuits

Rumi Rastogi, Sujata Pandey

Journal of Semiconductors, 2017, 38(1): 015001. doi: 10.1088/1674-4926/38/1/015001

2

A 5 Gb/s low power current-mode transmitter with pre-emphasis for serial links

Junsheng Lü, Hao Ju, Mao Ye, Feng Zhang, Jianzhong Zhao, et al.

Journal of Semiconductors, 2013, 34(7): 075002. doi: 10.1088/1674-4926/34/7/075002

3

Gate leakage current reduction in IP3 SRAM cells at 45 nm CMOS technology for multimedia applications

R. K. Singh, Neeraj Kr. Shukla, Manisha Pattanaik

Journal of Semiconductors, 2012, 33(5): 055001. doi: 10.1088/1674-4926/33/5/055001

4

A fuzzy-logic-based approach to accurate modeling of a double gate MOSFETfor nanoelectronic circuit design

F. Djeffal, A. Ferdi, M. Chahdi

Journal of Semiconductors, 2012, 33(9): 094001. doi: 10.1088/1674-4926/33/9/094001

5

Design and implementation of a programming circuit in radiation-hardened FPGA

Wu Lihua, Han Xiaowei, Zhao Yan, Liu Zhongli, Yu Fang, et al.

Journal of Semiconductors, 2011, 32(8): 085012. doi: 10.1088/1674-4926/32/8/085012

6

Design of high speed LVDS transceiver ICs

Xu Jian, Wang Zhigong, Niu Xiaokang

Journal of Semiconductors, 2010, 31(7): 075014. doi: 10.1088/1674-4926/31/7/075014

7

Design and optimization of an ultra-wide frequency range CMOS divide-by-two circuit

Lu Bo, Mei Niansong, Chen Hu, Hong Zhiliang

Journal of Semiconductors, 2010, 31(11): 115011. doi: 10.1088/1674-4926/31/11/115011

8

A 2.5-Gb/s fully-integrated, low-power clock and recovery circuit in 0.18-μm CMOS

Zhang Changchun, Wang Zhigong, Shi Si, Guo Yufeng

Journal of Semiconductors, 2010, 31(3): 035007. doi: 10.1088/1674-4926/31/3/035007

9

High linearity 5.2-GHz power amplifier MMIC using CPW structure technology with a linearizer circuit

Wu Chia-Song, Lin Tah-Yeong, Wu Hsien-Ming

Journal of Semiconductors, 2010, 31(2): 025002. doi: 10.1088/1674-4926/31/2/025002

10

A low power automatic gain control loop for a receiver

Li Guofeng, Geng Zhiqing, Wu Nanjian

Journal of Semiconductors, 2010, 31(9): 095009. doi: 10.1088/1674-4926/31/9/095009

11

A novel 2.2 Gbps LVDS driver circuit design based on 0.35 μm CMOS

Cai Hua, Li Ping

Journal of Semiconductors, 2010, 31(10): 105007. doi: 10.1088/1674-4926/31/10/105007

12

A high efficiency charge pump circuit for low power applications

Feng Peng, Li Yunlong, Wu Nanjian

Journal of Semiconductors, 2010, 31(1): 015009. doi: 10.1088/1674-4926/31/1/015009

13

Design and verification of a 10-bit 1.2-V 100-MSPS D/A IP core based on a 0.13-μm low power CMOS process

Xu Bulu, Shao Bowen, Lin Xia, Yi Wei, Liu Yun, et al.

Journal of Semiconductors, 2010, 31(9): 095007. doi: 10.1088/1674-4926/31/9/095007

14

A 2.4-GHz SiGe HBT power amplifier with bias current controlling circuit

Peng Yanjun, Song Jiayou, Wang Zhigong, Tsang K F

Journal of Semiconductors, 2009, 30(5): 055008. doi: 10.1088/1674-4926/30/5/055008

15

Low-power CMOS fully-folding ADC with a mixed-averaging distributed T/H circuit

Liu Zhen, Jia Song, Wang Yuan, Ji Lijiu, Zhang Xing, et al.

Journal of Semiconductors, 2009, 30(12): 125013. doi: 10.1088/1674-4926/30/12/125013

16

A novel on-chip high to low voltage power conversion circuit

Wang Hui, Wang Songlin, Lai Xinquan, Ye Qiang, Mou Zaixin, et al.

Journal of Semiconductors, 2009, 30(3): 035008. doi: 10.1088/1674-4926/30/3/035008

17

Ternary logic circuit design based on single electron transistors

Wu Gang, Cai Li, Li Qin

Journal of Semiconductors, 2009, 30(2): 025011. doi: 10.1088/1674-4926/30/2/025011

18

High-Speed,Robust CMOS Dynamic Circuit Design

Lai Lianzhang, Tang Tingao, Lin Yinyin

Chinese Journal of Semiconductors , 2006, 27(6): 1006-1011.

19

A Low Power SRAM/SOI Memory Cell Design

Yu Yang, Zhao Qian, Shao Zhibiao

Chinese Journal of Semiconductors , 2006, 27(2): 318-322.

20

Low Power Design of High Speed CMOS Pulse Stream Neuron Circuit

Chinese Journal of Semiconductors , 2000, 21(11): 1064-1068.

1. Lee, S., Park, G., Jeong, H. Design of High-Speed, Low-Power Sensing Circuits for Nano-Scale Embedded Memory. Sensors, 2024, 24(1): 16. doi:10.3390/s24010016
2. Pullareddy, A., Sreenivasulu, G., Veerabadra Chary, R. Self-time tracking circuit to improve access time of SRAM. International Journal of Applied Engineering Research, 2017, 12(20): 9542-9547.
  • Search

    Advanced Search >>

    GET CITATION

    Pengjun Wang, Keji Zhou, Huihong Zhang, Daohui Gong. Design of replica bit line control circuit to optimize power for SRAM[J]. Journal of Semiconductors, 2016, 37(12): 125002. doi: 10.1088/1674-4926/37/12/125002
    P J Wang, K J Zhou, H H Zhang, D H Gong. Design of replica bit line control circuit to optimize power for SRAM[J]. J. Semicond., 2016, 37(12): 125002. doi: 10.1088/1674-4926/37/12/125002.
    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 4081 Times PDF downloads: 99 Times Cited by: 2 Times

    History

    Received: 23 April 2016 Revised: 24 June 2016 Online: Published: 01 December 2016

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Pengjun Wang, Keji Zhou, Huihong Zhang, Daohui Gong. Design of replica bit line control circuit to optimize power for SRAM[J]. Journal of Semiconductors, 2016, 37(12): 125002. doi: 10.1088/1674-4926/37/12/125002 ****P J Wang, K J Zhou, H H Zhang, D H Gong. Design of replica bit line control circuit to optimize power for SRAM[J]. J. Semicond., 2016, 37(12): 125002. doi: 10.1088/1674-4926/37/12/125002.
      Citation:
      Pengjun Wang, Keji Zhou, Huihong Zhang, Daohui Gong. Design of replica bit line control circuit to optimize power for SRAM[J]. Journal of Semiconductors, 2016, 37(12): 125002. doi: 10.1088/1674-4926/37/12/125002 ****
      P J Wang, K J Zhou, H H Zhang, D H Gong. Design of replica bit line control circuit to optimize power for SRAM[J]. J. Semicond., 2016, 37(12): 125002. doi: 10.1088/1674-4926/37/12/125002.

      Design of replica bit line control circuit to optimize power for SRAM

      DOI: 10.1088/1674-4926/37/12/125002
      Funds:

      the K. C. Wong Magna Fund in Ningbo University 

      Project supported by the Zhejiang Provincial Natural Science Foundation of China (No. LQ14F040001), the National Natural Science Foundation of China (Nos. 61274132, 61234002, 61474068), and the K. C. Wong Magna Fund in Ningbo University

      Project supported by the Zhejiang Provincial Natural Science Foundation of China LQ14F040001

      the National Natural Science Foundation of China 61474068

      the National Natural Science Foundation of China 61234002

      More Information
      • Corresponding author: Wang Pengjun, Email:wangpengjun@nbu.edu.cn
      • Received Date: 2016-04-23
      • Revised Date: 2016-06-24
      • Published Date: 2016-12-01

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return