J. Semicond. > 2008, Volume 29 > Issue 6 > 1070-1074

PAPERS

Effect of an Asymmetric Doping Channel on Partially Depleted SOI MOSFETs

Tang Junxiong, Tang Minghua, Yang Feng, Zhang Junjie, Zhou Yichun and Zheng Xuejun

+ Author Affiliations

PDF

Abstract: Asymmetric doping channel (AC) partially depleted (PD) silicon-on-insulator (SOI) devices are simulated using two-dimensional simulation software.The electrical characteristics such as the output characteristics and the breakdown voltage are studied in detail.Through simulations,it is found that the AC PD SOI device can suppress the floating effects and improve the breakdown characteristics over conventional partially depleted silicon-on-insulator devices.Also compared to the reported AC FD SOI device,the performance variation with device parameters is more predictable and operable in industrial applications.The AC FD SOI device has thinner silicon film,which causes parasitical effects such as coupling effects between the front gate and the back gate and hot electron degradation effects.

Key words: AC PD SOI MOSFETsoutput characteristicsbreakdown voltage

1

Inhomogeneous barrier height effect on the current-voltage characteristics of an Au/n-InP Schottky diode

Kamal Zeghdar, Lakhdar Dehimi, Achour Saadoune, Nouredine Sengouga

Journal of Semiconductors, 2015, 36(12): 124002. doi: 10.1088/1674-4926/36/12/124002

2

Simulating and modeling the breakdown voltage in a semi-insulating GaAs P+N junction diode

A. Resfa, Brahimi.R. Menezla, M. Benchhima

Journal of Semiconductors, 2014, 35(8): 084002. doi: 10.1088/1674-4926/35/8/084002

3

Experimental and theoretical study of an improved breakdown voltage SOI LDMOS with a reduced cell pitch

Xiaorong Luo, Xiaowei Wang, Gangyi Hu, Yuanhang Fan, Kun Zhou, et al.

Journal of Semiconductors, 2014, 35(2): 024007. doi: 10.1088/1674-4926/35/2/024007

4

MOS Capacitance–Voltage Characteristics: IV. Trapping Capacitance from 3-Charge-State Impurities

Jie Binbin, Sah Chihtang

Journal of Semiconductors, 2012, 33(1): 011001. doi: 10.1088/1674-4926/33/1/011001

5

MOS Capacitance-Voltage Characteristics: V. Methods to Enhance the Trapping Capacitance

Jie Binbin, Sah Chihtang

Journal of Semiconductors, 2012, 33(2): 021001. doi: 10.1088/1674-4926/33/2/021001

6

MOS Capacitance–Voltage Characteristics from Electron-Trapping at Dopant Donor Impurity

Jie Binbin, Sah Chihtang

Journal of Semiconductors, 2011, 32(4): 041001. doi: 10.1088/1674-4926/32/4/041001

7

MOS Capacitance-Voltage Characteristics III. Trapping Capacitance from 2-Charge-State Impurities

Jie Binbin, Sah Chihtang

Journal of Semiconductors, 2011, 32(12): 121002. doi: 10.1088/1674-4926/32/12/121002

8

A low-voltage low-power CMOS voltage reference based on subthreshold MOSFETs

Wang Honglai, Zhang Xiaoxing, Dai Yujie, Lü Yingjie, Toshimasa Matsuoka, et al.

Journal of Semiconductors, 2011, 32(8): 085009. doi: 10.1088/1674-4926/32/8/085009

9

Impurity Deionization Effects on Surface Recombination DC Current–Voltage Characteristics in MOS Transistors

Chen Zuhui, Jie Binbin, Sah Chihtang

Journal of Semiconductors, 2010, 31(12): 121001. doi: 10.1088/1674-4926/31/12/121001

10

Output Characteristics of n-Buried-pSOI Sandwiched RF Power LDMOS

Li Zehong, Wu Lijuan, Zhang Bo, Li Zhaoji

Journal of Semiconductors, 2008, 29(11): 2153-2157.

11

A Temperature-Dependent Model for Threshold Voltage and Potential Distribution of Fully Depleted SOI MOSFETs

Tang Junxiong, Tang Minghua, Yang Feng, Zhang Junjie, Zhou Yichun, et al.

Journal of Semiconductors, 2008, 29(1): 45-49.

12

Breakdown Characteristic of Multiregion Double RESURF LDMOS with High Voltage Interconnection

Qiao Ming, Zhou Xianda, Duan Mingwei, Fang Jian, Zhang Bo, et al.

Chinese Journal of Semiconductors , 2007, 28(9): 1428-1432.

13

Realizing High Breakdown Voltage SJ-LDMOS on Bulk Silicon Using a Partial n-Buried Layer

Chen Wanjun, Zhang Bo, Li Zhaoji

Chinese Journal of Semiconductors , 2007, 28(3): 355-360.

14

Off-State Breakdown Characteristics of PDSOI nMOSFETs

Bi Jinshun, Hai Chaohe

Chinese Journal of Semiconductors , 2007, 28(1): 14-18.

15

Sub-1V CMOS Voltage Reference Based on Weighted Vgs

Zhang Xun, Wang Peng, Jin Dongming

Chinese Journal of Semiconductors , 2006, 27(5): 774-777.

16

Output Characteristics of a Buried n Layer RF Power PSOI LDMOS

Wang Xiaosong, Li Zehong, Wang Yiming, Zhang Bo, Li Zhaoji, et al.

Chinese Journal of Semiconductors , 2006, 27(7): 1269-1273.

17

Breakdown Voltage and Charge to Breakdown Investigation of Gate Oxide of 0.18μm Dual Gate CMOS Process with Different Measurement Methods

Zhao Yi, Wan Xinggong, Xu Xiangming, Cao Gang, Bu Jiao, et al.

Chinese Journal of Semiconductors , 2006, 27(2): 290-293.

18

An Analytical Threshold Voltage Model for Fully Depleted SOI MOSFETs

Li Ruizhen, Han Zhengsheng

Chinese Journal of Semiconductors , 2005, 26(12): 2303-2308.

19

On-State Breakdown Model for High Voltage RESURF LDMOS

Fang Jian, Yi Kun, Li Zhaoji, and Zhang Bo(436)

Chinese Journal of Semiconductors , 2005, 26(3): 436-442.

20

A High Breakdown Voltage Thin SOI Device with a Vertically Linearly Graded Concentration Drift Region

Lu Shengli, Sun Zhilin, Sun Weifeng, Shi Longxing

Chinese Journal of Semiconductors , 2005, 26(12): 2286-2289.

  • Search

    Advanced Search >>

    GET CITATION

    Tang Junxiong, Tang Minghua, Yang Feng, Zhang Junjie, Zhou Yichun, Zheng Xuejun. Effect of an Asymmetric Doping Channel on Partially Depleted SOI MOSFETs[J]. Journal of Semiconductors, 2008, 29(6): 1070-1074.
    Tang J X, Tang M H, Yang F, Zhang J J, Zhou Y C, Zheng X J. Effect of an Asymmetric Doping Channel on Partially Depleted SOI MOSFETs[J]. J. Semicond., 2008, 29(6): 1070.
    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 3479 Times PDF downloads: 1105 Times Cited by: 0 Times

    History

    Received: 18 August 2015 Revised: 03 January 2008 Online: Published: 01 June 2008

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Tang Junxiong, Tang Minghua, Yang Feng, Zhang Junjie, Zhou Yichun, Zheng Xuejun. Effect of an Asymmetric Doping Channel on Partially Depleted SOI MOSFETs[J]. Journal of Semiconductors, 2008, 29(6): 1070-1074. ****Tang J X, Tang M H, Yang F, Zhang J J, Zhou Y C, Zheng X J. Effect of an Asymmetric Doping Channel on Partially Depleted SOI MOSFETs[J]. J. Semicond., 2008, 29(6): 1070.
      Citation:
      Tang Junxiong, Tang Minghua, Yang Feng, Zhang Junjie, Zhou Yichun, Zheng Xuejun. Effect of an Asymmetric Doping Channel on Partially Depleted SOI MOSFETs[J]. Journal of Semiconductors, 2008, 29(6): 1070-1074. ****
      Tang J X, Tang M H, Yang F, Zhang J J, Zhou Y C, Zheng X J. Effect of an Asymmetric Doping Channel on Partially Depleted SOI MOSFETs[J]. J. Semicond., 2008, 29(6): 1070.

      Effect of an Asymmetric Doping Channel on Partially Depleted SOI MOSFETs

      • Received Date: 2015-08-18
      • Accepted Date: 2007-08-20
      • Revised Date: 2008-01-03
      • Published Date: 2008-06-05

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return