Citation: |
Zhang Wancheng, Wu Nanjian. A Novel 4T nMOS-Only SRAM Cell in 32nm Technology Node[J]. Journal of Semiconductors, 2008, 29(10): 1917-1921.
****
Zhang W C, Wu N J. A Novel 4T nMOS-Only SRAM Cell in 32nm Technology Node[J]. J. Semicond., 2008, 29(10): 1917.
|
A Novel 4T nMOS-Only SRAM Cell in 32nm Technology Node
-
Abstract
This paper proposes a novel loadless 4T SRAM cell composed of nMOS transistors.The SRAM cell is based on 32nm silicon-on-insulator (SOI) technology node.It consists of two access transistors and two pull-down transistors.The pull-down transistors have larger channel length than the access transistors.Due to the significant short channel effect of small-size MOS transistors,the access transistors have much larger leakage current than the pull-down transistors,enabling the SRAM cell to maintain logic "1" while in standby.The storage node voltages of the cell are fed back to the back-gates of the access transistors,enabling the stable "read" operation of the cell.The use of back-gate feedback also helps to improve the static noise margin (SNM) of the cell.The proposed SRAM cell has smaller area than conventional bulk 6T SRAM cells and 4T SRAM cells.The speed and power dissipation of the SRAM cell are simulated and discussed.The SRAM cell can operate with a 0.5V supply voltage.-
Keywords:
- SRAM cell,
- SOI,
- 4T-SRAM,
- 32nm technology node
-
References
-
Proportional views