J. Semicond. > 2008, Volume 29 > Issue 2 > 229-233

LETTERS

A Novel SPICE Macro-Model for Power Ics

Zhao Ye, Zhou Yumei, Li Haisong and Sun Weifeng

+ Author Affiliations

PDF

Abstract: A novel macro-model of high-voltage DMOS for power ICs is proposed according to the canonical piecewise-linear model technique.The method describes nonlinear characteristics directly as functions of node voltage.We employ the Powell algorithm, which gives higher accuracy without the convergence problem and with lower analysis time.Finally, a comparison of simulation results and measurement results in application to power ICs is reported.

Key words: power ICSPICEmacro-modelDMOS

1

Comparative study of leakage power in CNTFET over MOSFET device

Sanjeet Kumar Sinha, Saurabh Chaudhury

Journal of Semiconductors, 2014, 35(11): 114002. doi: 10.1088/1674-4926/35/11/114002

2

Design of basic digital circuit blocks based on an OFET device charge model

Shu Shen

Journal of Semiconductors, 2013, 34(5): 055003. doi: 10.1088/1674-4926/34/5/055003

3

A new OLED SPICE model for pixel circuit simulation in OLED-on-silicon microdisplay design

Zhao Bohua, Huang Ran, Bu Jianhui, Lü Yinxue, Wang Yiqi, et al.

Journal of Semiconductors, 2012, 33(7): 075007. doi: 10.1088/1674-4926/33/7/075007

4

A SPICE model for a phase-change memory cell based on the analytical conductivity model

Wei Yiqun, Lin Xinnan, Jia Yuchao, Cui Xiaole, He Jin, et al.

Journal of Semiconductors, 2012, 33(11): 114004. doi: 10.1088/1674-4926/33/11/114004

5

SPICE compatible analytical electron mobility model for biaxial strained-Si-MOSFETs

Amit Chaudhry, J. N. Roy, S. Sangwan

Journal of Semiconductors, 2011, 32(5): 054001. doi: 10.1088/1674-4926/32/5/054001

6

A novel lateral IGBT with a controlled anode for on-off-state loss trade-off improvement

Chen Wensuo, Zhang Bo, Fang Jian, Li Zhaoji

Journal of Semiconductors, 2011, 32(7): 074005. doi: 10.1088/1674-4926/32/7/074005

7

An SPICE model for phase-change memory simulations

Li Xi, Song Zhitang, Cai Daolin, Chen Xiaogang, Chen Houpeng, et al.

Journal of Semiconductors, 2011, 32(9): 094011. doi: 10.1088/1674-4926/32/9/094011

8

Total ionizing dose effects and annealing behavior for domestic VDMOS devices

Gao Bo, Yu Xuefeng, Ren Diyuan, Liu Gang, Wang Yiyuan, et al.

Journal of Semiconductors, 2010, 31(4): 044007. doi: 10.1088/1674-4926/31/4/044007

9

A 2.4 GHz power amplifier in 0.35 μm SiGe BiCMOS

Hao Mingli, Shi Yin

Journal of Semiconductors, 2010, 31(1): 015004. doi: 10.1088/1674-4926/31/1/015004

10

A low-power monolithic CMOS transceiver for 802.11b wireless LANs

Li Weinan, Xia Lingli, Zheng Yongzheng, Huang Yumei, Hong Zhiliang, et al.

Journal of Semiconductors, 2009, 30(1): 015007. doi: 10.1088/1674-4926/30/1/015007

11

Modeling of High-Voltage LDMOS for PDP Driver ICs

Li Haisong, Sun Weifeng, Yi Yangbo, Shi Longxing

Journal of Semiconductors, 2008, 29(11): 2110-2114.

12

ESD Transient Model of Vertical DMOS Power Devices

Li Zehong, Zhou Chunhua, Hu Yonggui, Liu Yong, Zhang Bo, et al.

Journal of Semiconductors, 2008, 29(10): 2014-2017.

13

Analytical Model and Optimization of Bulk-Silicon Surface Implanted LDMOS with p Buried Layer

Li Qi, Zhang Bo, Li Zhaoji

Chinese Journal of Semiconductors , 2007, 28(8): 1267-1271.

14

A Novel Double RESURF TG-LDMOS Device Structure

Xu Shengrui, Hao Yue, Feng Hui, Li Dechang, Zhang Jincheng, et al.

Chinese Journal of Semiconductors , 2007, 28(2): 232-236.

15

A Continuous and Analytical Surface Potential Model for SOI LDMOS

Xu Wenjie, Sun Lingling, Liu Jun, Li Wenjun, Zhang Haipeng, et al.

Chinese Journal of Semiconductors , 2007, 28(11): 1712-1716.

16

Output Characteristics of a Buried n Layer RF Power PSOI LDMOS

Wang Xiaosong, Li Zehong, Wang Yiming, Zhang Bo, Li Zhaoji, et al.

Chinese Journal of Semiconductors , 2006, 27(7): 1269-1273.

17

Comparison of Body-Contact and Patterned-SOI LDMOSFETs for RF Wireless Applications

Li Wenjun, Cheng Xinhong, Song Zhaorui, Chen Zhanfei, Liu Jun, et al.

Chinese Journal of Semiconductors , 2006, 27(S1): 32-35.

18

Analytical Model for the Piecewise Linearly Graded Doping Drift Region in LDMOS

Sun Weifeng, Yi Yangbo, Lu Shengli, Shi Longxing

Chinese Journal of Semiconductors , 2006, 27(6): 976-981.

19

Research of the Critical Parameters of Power RF LDMOS

Huang Xiaolan, Wu Dexin, Zhang Yaohui, Li Ke, Wang Lixin, et al.

Chinese Journal of Semiconductors , 2006, 27(S1): 266-270.

20

Optimization of BSIM3 I-V Modeling of High Voltage MOS Devices

Ren Zheng, Shi Yanling, 胡少坚, Hu Shaojian, Jin Meng, et al.

Chinese Journal of Semiconductors , 2006, 27(6): 1073-1077.

  • Search

    Advanced Search >>

    GET CITATION

    Zhao Ye, Zhou Yumei, Li Haisong, Sun Weifeng. A Novel SPICE Macro-Model for Power Ics[J]. Journal of Semiconductors, 2008, 29(2): 229-233.
    Zhao Y, Zhou Y M, Li H S, Sun W F. A Novel SPICE Macro-Model for Power Ics[J]. J. Semicond., 2008, 29(2): 229.
    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 3179 Times PDF downloads: 1001 Times Cited by: 0 Times

    History

    Received: 18 August 2015 Revised: 08 October 2007 Online: Published: 01 February 2008

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Zhao Ye, Zhou Yumei, Li Haisong, Sun Weifeng. A Novel SPICE Macro-Model for Power Ics[J]. Journal of Semiconductors, 2008, 29(2): 229-233. ****Zhao Y, Zhou Y M, Li H S, Sun W F. A Novel SPICE Macro-Model for Power Ics[J]. J. Semicond., 2008, 29(2): 229.
      Citation:
      Zhao Ye, Zhou Yumei, Li Haisong, Sun Weifeng. A Novel SPICE Macro-Model for Power Ics[J]. Journal of Semiconductors, 2008, 29(2): 229-233. ****
      Zhao Y, Zhou Y M, Li H S, Sun W F. A Novel SPICE Macro-Model for Power Ics[J]. J. Semicond., 2008, 29(2): 229.

      A Novel SPICE Macro-Model for Power Ics

      • Received Date: 2015-08-18
      • Accepted Date: 2007-09-03
      • Revised Date: 2007-10-08
      • Published Date: 2008-01-31

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return