Chin. J. Semicond. > 2007, Volume 28 > Issue 4 > 576-581

PAPERS

RTS Noise in Ultra-Thin Oxide nMOSFET under High Gate Bias

Bao Li, Zhuang Yiqi, Bao Junlin and Li Weihua

+ Author Affiliations

PDF

Abstract: The timing characteristics of RTS in SMIC 90nm CMOS nMOS devices with a 1.4nm gate oxide are measured and analyzed.It is proposed that tunneling through the gate dielectric of electrons in the conduction band is responsible for RTS noise,and a detailed description of the mechanics of the RTS noise under high gate bias is presented.Also,based on the research from IMEC and TSMC,a physical model of the timing characteristics of the RTS noise versus gate bias is constructed,and the consistency of the experiment and the simulation shows the effectiveness of this model.The research in this paper provides new measures for dynamic characterization of border traps and the reliability of deep sub-micron MOS devices.

Key words: RTSdeep sub-micronborder trapsMOS device

1

Physical insights into trapping effects on vertical GaN-on-Si trench MOSFETs from TCAD

Nicolò Zagni, Manuel Fregolent, Andrea Del Fiol, Davide Favero, Francesco Bergamin, et al.

Journal of Semiconductors, 2024, 45(3): 032501. doi: 10.1088/1674-4926/45/3/032501

2

Direct evidence of traps controlling the carriers transport in SnO2 nanobelts

Olivia M. Berengue, Adenilson J. Chiquito

Journal of Semiconductors, 2017, 38(12): 122001. doi: 10.1088/1674-4926/38/12/122001

3

Comparative study of leakage power in CNTFET over MOSFET device

Sanjeet Kumar Sinha, Saurabh Chaudhury

Journal of Semiconductors, 2014, 35(11): 114002. doi: 10.1088/1674-4926/35/11/114002

4

MOS Capacitance-Voltage Characteristics: V. Methods to Enhance the Trapping Capacitance

Jie Binbin, Sah Chihtang

Journal of Semiconductors, 2012, 33(2): 021001. doi: 10.1088/1674-4926/33/2/021001

5

Effect of underlap and gate length on device performance of an AlInN/GaN underlap MOSFET

Hemant Pardeshi, Sudhansu Kumar Pati, Godwin Raj, N Mohankumar, Chandan Kumar Sarkar, et al.

Journal of Semiconductors, 2012, 33(12): 124001. doi: 10.1088/1674-4926/33/12/124001

6

Gate leakage current reduction in IP3 SRAM cells at 45 nm CMOS technology for multimedia applications

R. K. Singh, Neeraj Kr. Shukla, Manisha Pattanaik

Journal of Semiconductors, 2012, 33(5): 055001. doi: 10.1088/1674-4926/33/5/055001

7

Potential of asymmetrical Si/Ge and Ge/Si based hetero-junction transit time devices over homo-junction counterparts for generation of high power

Moumita Mukherjee, Pravash R. Tripathy, S. P. Pati

Journal of Semiconductors, 2011, 32(11): 113001. doi: 10.1088/1674-4926/32/11/113001

8

A novel modified charge pumping method for trapped charge characterization in nanometer-scale devices

Zhu Peng, Pan Liyang, Gu Haiming, Qiao Fengying, Deng Ning, et al.

Journal of Semiconductors, 2010, 31(10): 104008. doi: 10.1088/1674-4926/31/10/104008

9

Influence of layout parameters on snapback characteristic for a gate-grounded NMOS device in 0.13-μm silicide CMOS technology

Jiang Yuxi, Li Jiao, Ran Feng, Cao Jialin, Yang Dianxiong, et al.

Journal of Semiconductors, 2009, 30(8): 084007. doi: 10.1088/1674-4926/30/8/084007

10

Total Ionizing Dose Effects of Deep Submicron nMOSFET Devices

Meng Zhiqin, Hao Yue, Tang Yu, Ma Xiaohua, Zhu Zhiwei, et al.

Chinese Journal of Semiconductors , 2007, 28(2): 241-245.

11

RTS Amplitude of 90nm MOS Devices in Sub-Threshold Region

Bao Li, Zhuang Yiqi, Ma Xiaohua, Bao Junlin

Chinese Journal of Semiconductors , 2007, 28(9): 1443-1447.

12

Terahertz Semiconductor Quantum Well Devices

Liu H C, Luo H, Ban D, Wachter M, Song C Y, et al.

Chinese Journal of Semiconductors , 2006, 27(4): 627-634.

13

A High Performance Sub-100nm Nitride/Oxynitride Stack Gate Dielectric CMOS Device with Refractory W/TiN Metal Gates

Zhong Xinghua, Zhou Huajie, Lin Gang, Xu Qiuxia

Chinese Journal of Semiconductors , 2006, 27(3): 448-453.

14

A Method for Locating the Position of an Oxide Trap in a MOSFET by RTS Noise

Bao Li, Bao Junlin, Zhuang Yiqi

Chinese Journal of Semiconductors , 2006, 27(8): 1426-1430.

15

Modeling and Simulation of Hot-Carrier Degradation in Deep-Submicron pMOSFET’s

Li Kang, Hao Yue, Liu Hongxia, Fang Jianping, Xue Hongmin, et al.

Chinese Journal of Semiconductors , 2005, 26(11): 2169-2174.

16

High Performance 42nm Gate Length CMOS Device

Xu Qiuxia, Qian He, Han Zhengsheng, Liu Ming, Hou Ruibing, et al.

Chinese Journal of Semiconductors , 2003, 24(S1): 153-160.

17

Impactof Device Architecture on Performance and Reliability of Deep Submicron SOI MOSFETs( invited paper)

F.Balestra

Chinese Journal of Semiconductors , 2000, 21(10): 937-954.

18

Fabrication of 0.1 Micron MOSFETs and Their Characteristics

Chinese Journal of Semiconductors , 2000, 21(9): 833-838.

19

Numerical Analysis of Characterized Back Interface Traps of SOI Devices by R-G Current

Chinese Journal of Semiconductors , 2000, 21(12): 1145-1151.

20

Forming of Very Shallow Junction for S/D Extension in Deep Sub- Micron CMOS Devices

Chinese Journal of Semiconductors , 2000, 21(7): 637-645.

  • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 3537 Times PDF downloads: 1252 Times Cited by: 0 Times

    History

    Received: 18 August 2015 Revised: 05 December 2006 Online: Published: 01 April 2007

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Bao Li, Zhuang Yiqi, Bao Junlin, Li Weihua. RTS Noise in Ultra-Thin Oxide nMOSFET under High Gate Bias[J]. Journal of Semiconductors, 2007, 28(4): 576-581. ****Bao L, Zhuang Y Q, Bao J L, Li W H. RTS Noise in Ultra-Thin Oxide nMOSFET under High Gate Bias[J]. Chin. J. Semicond., 2007, 28(4): 576.
      Citation:
      Bao Li, Zhuang Yiqi, Bao Junlin, Li Weihua. RTS Noise in Ultra-Thin Oxide nMOSFET under High Gate Bias[J]. Journal of Semiconductors, 2007, 28(4): 576-581. ****
      Bao L, Zhuang Y Q, Bao J L, Li W H. RTS Noise in Ultra-Thin Oxide nMOSFET under High Gate Bias[J]. Chin. J. Semicond., 2007, 28(4): 576.

      RTS Noise in Ultra-Thin Oxide nMOSFET under High Gate Bias

      • Received Date: 2015-08-18
      • Accepted Date: 2006-10-13
      • Revised Date: 2006-12-05
      • Published Date: 2007-04-09

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return