Chin. J. Semicond. > 2006, Volume 27 > Issue 9 > 1566-1571

LETTERS

A General Method in the Synthesis of Ternary Double Pass-Transistor Circuits

Hang Guoqiang

+ Author Affiliations

PDF

Abstract: A general method for designing ternary circuits using double pass-transistor logic is investigated.The logical relation of each MOS transistor is formulated by using the transmission operation in order to make effective and practical use of the circuits.A way to generate ternary complementary and dual circuits by applying the complementarity and duality principles is presented.This new static ternary double pass-transistor logic scheme has some favorable properties:the use of standard CMOS process without any modification of the thresholds,a perfectly symmetrical structure,a full logic swing,the maximum possible noise margins,a less complex structure,and no static power consumption.HSPICE simulations using TSMC 0.25μm CMOS technology and a 3V power supply demonstrate the effectiveness of the proposed design.

Key words: switching circuit theorymultiple-valued logiclogic synthesisdouble pass-transistor logic

  • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 2612 Times PDF downloads: 2177 Times Cited by: 0 Times

    History

    Received: 18 August 2015 Revised: 29 April 2006 Online: Published: 01 September 2006

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Hang Guoqiang. A General Method in the Synthesis of Ternary Double Pass-Transistor Circuits[J]. Journal of Semiconductors, 2006, 27(9): 1566-1571. ****Hang G Q. A General Method in the Synthesis of Ternary Double Pass-Transistor Circuits[J]. Chin. J. Semicond., 2006, 27(9): 1566.
      Citation:
      Hang Guoqiang. A General Method in the Synthesis of Ternary Double Pass-Transistor Circuits[J]. Journal of Semiconductors, 2006, 27(9): 1566-1571. ****
      Hang G Q. A General Method in the Synthesis of Ternary Double Pass-Transistor Circuits[J]. Chin. J. Semicond., 2006, 27(9): 1566.

      A General Method in the Synthesis of Ternary Double Pass-Transistor Circuits

      • Received Date: 2015-08-18
      • Accepted Date: 2006-03-22
      • Revised Date: 2006-04-29
      • Published Date: 2006-10-12

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return