Citation: |
Hang Guoqiang. A Design Technique of Neuron MOS Binary Circuits Based on Multiple-Valued Logic[J]. Journal of Semiconductors, 2006, 27(7): 1316-1320.
****
Hang G Q. A Design Technique of Neuron MOS Binary Circuits Based on Multiple-Valued Logic[J]. Chin. J. Semicond., 2006, 27(7): 1316.
|
A Design Technique of Neuron MOS Binary Circuits Based on Multiple-Valued Logic
-
Abstract
A design method for binary neuron MOS circuits employing a summation signal with multiple values is presented.The logical relation of each neuron MOS transistor is formulated using the transmission operation in order to make effective and practical use of the circuits.Using the proposed method,some neuron MOS circuits realizing two-variable common functions and a full adder are designed,and the ratio of the coupling capacitance in each circuit can be calculated conveniently.All the proposed circuits have very simple configurations.Furthermore,the synthesis procedures can be simplified significantly since the voltage signals are added easily by means of floating gates in the neuron MOS transistors.The effectiveness of the proposed approach is validated by HSPICE simulation using TSMC 0.35μm double-polysilicon CMOS technology. -
References
-
Proportional views