Citation: |
Yang Yuan, Gao Yong, Yu Ningmei. Research on a Measurement Circuit for UDSM CMOSProcess Parameter Variation[J]. Journal of Semiconductors, 2006, 27(9): 1686-1689.
****
Yang Y, Gao Y, Yu N M. Research on a Measurement Circuit for UDSM CMOSProcess Parameter Variation[J]. Chin. J. Semicond., 2006, 27(9): 1686.
|
Research on a Measurement Circuit for UDSM CMOSProcess Parameter Variation
-
Abstract
The main device parameter variations for UDSM processes are discussed briefly.Based on the "amplifying" idea,simple circuits for measuring the gate delay,dynamic power,leakage power,and their variations for a 90nm process are designed.A novel circuit that can get the gate delay variation curve for a UDSM process using shorter inverter link is presented.The circuits are fabricated using 90nm CMOS technology,and the variation curve for the 90nm CMOS process is obtained.The results show that the variation range is 178.6%,194.0% for dynamic power,and 19.5 times for leakage power.Thus the leakage power variation is the most serious.-
Keywords:
- ultra deep sub-micron,
- gate delay,
- dynamic power,
- leakage power
-
References
-
Proportional views