Chin. J. Semicond. > 2003, Volume 24 > Issue 2 > 203-208
|

CONTENTS

改进结构的64位CMOS并行加法器设计与实现

孙旭光 , 毛志刚 and 来逢昌

+ Author Affiliations

PDF

Key words: 二进制并行加法器, 时钟延迟多米诺逻辑, 动态复合门

    • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 2395 Times PDF downloads: 1141 Times Cited by: 0 Times

    History

    Received: 20 August 2015 Revised: Online: Published: 01 February 2003

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Send
      Article Navigation >  Journal of Semiconductors  > 2003  >  24(2): 203-208
      孙旭光, 毛志刚, 来逢昌. 改进结构的64位CMOS并行加法器设计与实现[J]. 半导体学报(英文版), 2003, 24(2): 203-208.
      Citation:
      孙旭光, 毛志刚, 来逢昌. 改进结构的64位CMOS并行加法器设计与实现[J]. 半导体学报(英文版), 2003, 24(2): 203-208.
      shu

      • Received Date: 2015-08-20

      Catalog

        Journal of Semiconductors © 2017 All Rights Reserved   京ICP备05085259号-2

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return