J. Semicond. > 2008, Volume 29 > Issue 2 > 381-386

PAPERS

EOS Failure Analysis and Die Attach Optimization

Wu Dinghe, Shen Meng, Shao Xuefeng and Yu Hongkun

+ Author Affiliations

PDF

Abstract: To investigate the influence of electrical overstress (EOS) on the reliability of power MOSFETs, failure analysis is employed to assess the reliability of devices, including defects related to solder void, gate openings, and die cracks.After using finite element analysis, a circuit simulation, and a reliability accelerated test, the root cause of EOS is confirmed.EOS resistance of the devices after optimizing the die attach temperature-time curve is compared with that of the devices before the optimization using unclamped inductive loading test.The volume of solder void is observably decreased and EOS resistance is improved after optimization.

Key words: EOSfailure analysisMOSFETdie attachprocess optimization

1

Research on the hydrogen terminated single crystal diamond MOSFET with MoO3 dielectric and gold gate metal

Zeyang Ren, Jinfeng Zhang, Jincheng Zhang, Chunfu Zhang, Pengzhi Yang, et al.

Journal of Semiconductors, 2018, 39(7): 074003. doi: 10.1088/1674-4926/39/7/074003

2

Performance analysis of SiGe double-gate N-MOSFET

A. Singh, D. Kapoor, R. Sharma

Journal of Semiconductors, 2017, 38(4): 044003. doi: 10.1088/1674-4926/38/4/044003

3

Low-frequency noise characteristics in the MOSFETs processed in 65 nm technology

Yuan Liu, Yurong Liu, Yujuan He, Bin Li, Yunfei En, et al.

Journal of Semiconductors, 2016, 37(6): 064012. doi: 10.1088/1674-4926/37/6/064012

4

Reliability test and failure analysis of high power LED packages

Chen Zhaohui, Zhang Qin, Wang Kai, Luo Xiaobing, Liu Sheng, et al.

Journal of Semiconductors, 2011, 32(1): 014007. doi: 10.1088/1674-4926/32/1/014007

5

Short channel effect in deep submicron PDSOI nMOSFETs

Bu Jianhui, Bi Jinshun, Song Limei, Han Zhengsheng

Journal of Semiconductors, 2010, 31(1): 014002. doi: 10.1088/1674-4926/31/1/014002

6

Process optimization of a deep trench isolation structure for high voltage SOI devices

Zhu Kuiying, Qian Qinsong, Zhu Jing, Sun Weifeng

Journal of Semiconductors, 2010, 31(12): 124009. doi: 10.1088/1674-4926/31/12/124009

7

A 1.5 Gb/s monolithically integrated optical receiver in the standard CMOS process

Xiao Xindong, Mao Luhong, Yu Changliang, Zhang Shilin, Xie Sheng, et al.

Journal of Semiconductors, 2009, 30(12): 125004. doi: 10.1088/1674-4926/30/12/125004

8

Optimization of the acid leaching process by using an ultrasonic field for metallurgical grade silicon

Zhang Jian, Li Tingju, Ma Xiaodong, Luo Dawei, Liu Ning, et al.

Journal of Semiconductors, 2009, 30(5): 053002. doi: 10.1088/1674-4926/30/5/053002

9

Mode analysis and structure parameter optimization of a novel SiGe-OI rib optical waveguide

Feng Song, Gao Yong, Yang Yuan, Feng Yuchun

Journal of Semiconductors, 2009, 30(8): 084008. doi: 10.1088/1674-4926/30/8/084008

10

A Forecast Technique for Radiation-Resistant Capability on MOSFETs

Peng Shaoquan, Du Lei, Zhuang Yiqi, Bao Junlin, Liu Jiang, et al.

Journal of Semiconductors, 2008, 29(7): 1360-1364.

11

Planar Split Dual Gate MOSFET:Fabrication,Design,and Layout

Xiao Deyuan, Chen Guoqing, Li Ruojia, Lu Pusheng, Chen Liangcheng, et al.

Chinese Journal of Semiconductors , 2007, 28(6): 923-930.

12

Study of Electron Mobility in 4H-SiC Buried-Channel MOSFETs

Gao Jinxia, Zhang Yimen, Zhang Yuming

Chinese Journal of Semiconductors , 2006, 27(2): 283-289.

13

2D Threshold-Voltage Model for High-k Gate-Dielectric MOSFETs

Ji Feng, Xu Jingping, Lai P T, Chen Weibing, Li Yanping, et al.

Chinese Journal of Semiconductors , 2006, 27(10): 1725-1731.

14

Design,Analysis,and Optimization of a CMOS Active Pixel Sensor

Xu Jiangtao, Yao Suying, Li Binqiao, Shi Zaifeng, Gao Jing, et al.

Chinese Journal of Semiconductors , 2006, 27(9): 1548-1551.

15

Characteristics of Nanometer MOSFETs with Mechanical Strain in the Channel

Wu Tao, Du Gang, Liu Xiaoyan, Kang Jinfeng, Han Ruqi, et al.

Chinese Journal of Semiconductors , 2006, 27(S1): 415-418.

16

Device Simulation of Nano-Scale MOSFETs Based on Bandstructure Calculation

Yu Zhiping, Tian Lilin

Chinese Journal of Semiconductors , 2006, 27(S1): 248-251.

17

Refinement of an Analytical Approximation of the Surface Potential in MOSFETs

Lu Jingxue, Huang Fengyi, Wang Zhigong, Wu Wengang

Chinese Journal of Semiconductors , 2006, 27(7): 1155-1158.

18

A Modified DSOI Device

JIANG Bo, HE Ping, TIAN Li-lin, LIN Xi

Chinese Journal of Semiconductors , 2002, 23(9): 966-971.

19

Determination of Threshold Voltage and Mobility of MOSFET by Proportional Difference Operator

Chinese Journal of Semiconductors , 2000, 21(12): 1198-1202.

20

Unified MOSFET Short Channel Factor Using Variational Method

Chinese Journal of Semiconductors , 2000, 21(5): 431-436.

  • Search

    Advanced Search >>

    GET CITATION

    Wu Dinghe, Shen Meng, Shao Xuefeng, Yu Hongkun. EOS Failure Analysis and Die Attach Optimization[J]. Journal of Semiconductors, 2008, 29(2): 381-386.
    Wu D H, Shen M, Shao X F, Yu H K. EOS Failure Analysis and Die Attach Optimization[J]. J. Semicond., 2008, 29(2): 381.
    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 4533 Times PDF downloads: 1827 Times Cited by: 0 Times

    History

    Received: 18 August 2015 Revised: 11 September 2007 Online: Published: 01 February 2008

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Wu Dinghe, Shen Meng, Shao Xuefeng, Yu Hongkun. EOS Failure Analysis and Die Attach Optimization[J]. Journal of Semiconductors, 2008, 29(2): 381-386. ****Wu D H, Shen M, Shao X F, Yu H K. EOS Failure Analysis and Die Attach Optimization[J]. J. Semicond., 2008, 29(2): 381.
      Citation:
      Wu Dinghe, Shen Meng, Shao Xuefeng, Yu Hongkun. EOS Failure Analysis and Die Attach Optimization[J]. Journal of Semiconductors, 2008, 29(2): 381-386. ****
      Wu D H, Shen M, Shao X F, Yu H K. EOS Failure Analysis and Die Attach Optimization[J]. J. Semicond., 2008, 29(2): 381.

      EOS Failure Analysis and Die Attach Optimization

      • Received Date: 2015-08-18
      • Accepted Date: 2007-07-23
      • Revised Date: 2007-09-11
      • Published Date: 2008-01-31

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return