J. Semicond. > Volume 30 > Issue 7 > Article Number: 075003

A 3.96 GHz phase-locked loop for mode-1 MB-OFDM UWB hopping carrier generation

Zheng Yongzheng , Li Weinan , Xia Lingli , Huang Yumei and Hong Zhiliang

+ Author Affiliations + Find other works by these authors


Abstract: A fully integrated phase-locked loop (PLL) is presented for a single quadrature output frequency of 3.96 GHz. The proposed PLL can be applied to mode-1 MB-OFDM UWB hopping carrier generation. An adaptive frequency calibration loop is incorporated into the PLL. The capacitance area in the loop filter is largely reduced through a capacitor multiplier. Implemented in a CMOS process, this PLL draws 13.0 mA current from a single 1.2 V supply while occupying 0.55 mm2 die area.Measurement results show that the PLL achieves a phase noise of –70 dBc/Hz at 10 kHz offset and –113 dBc/Hz at 1 MHz offset. The integrated RMS jitter from 1 kHz to 10 MHz is 2.2 ps. The reference spur level is less than –68 dBc.

Key words: phase-locked loop adaptive frequency calibration loop ?lter CMOS UWB


Mei Niansong, Sun Yu, Lu Bo, Pan Yaohua, Huang Yumei, Hong Zhiliang. A low spur, low jitter 10-GHz phase-locked loop in 0.13-μm CMOS technology. J. Semicond., 2011, 32(3): 035004. doi: 10.1088/1674-4926/32/3/035004


Guo Zhongjie, Liu Youbao, Wu Longsheng, Wang Xihu, Tang Wei. Short locking time and low jitter phase-locked loop based on slope charge pump control. J. Semicond., 2010, 31(10): 105002. doi: 10.1088/1674-4926/31/10/105002


Guangyao Zhou, Shunli Ma, Ning Li, Fan Ye, Junyan Ren. A monolithic K-band phase-locked loop for microwave radar application. J. Semicond., 2017, 38(2): 025002. doi: 10.1088/1674-4926/38/2/025002


Chen Zuotian, Wu Xuan, Tang Shoulong, Wu Jianhui. CMOS Implementation of a Wideband Low Phase Noise PLL Frequency Synthesizer. J. Semicond., 2006, 27(10): 1838.


Yu Yunfeng, Yue Jianlian, Xiao Shimao, Zhuang Haixiao, Ma Chengyan, Ye Tianchun. A low-power CMOS frequency synthesizer for GPS receivers. J. Semicond., 2010, 31(6): 065012. doi: 10.1088/1674-4926/31/6/065012


Zhang Li, Chi Baoyong, Yao Jinke, Wang Zhihua, Chen Hongyi. A CMOS Low Power Fully Differential Sigma-Delta Frequency Synthesizer for 2Mb/s GMSK Modulation. J. Semicond., 2006, 27(12): 2106.


Fu Haipeng, Cai Deyun, Ren Junyan, Li Wei, Li Ning. A low reference spur quadrature phase-locked loop for UWB systems. J. Semicond., 2011, 32(11): 115012. doi: 10.1088/1674-4926/32/11/115012


Pan Yaohua, Mei Niansong, Chen Hu, Huang Yumei, Hong Zhiliang. A 3 to 5 GHz low-phase-noise fractional-N frequency synthesizer with adaptive frequency calibration for GSM/PCS/DCS/WCDMA transceivers. J. Semicond., 2012, 33(1): 015001. doi: 10.1088/1674-4926/33/1/015001


Chen Pufeng, Zhang Haiying, Ye Tianchun. A 1.5 V 7.656 GHz PLL with I/Q outputs for a UWB synthesizer. J. Semicond., 2010, 31(6): 065001. doi: 10.1088/1674-4926/31/6/065001


Chen Pufeng, Li Zhiqiang, Wang Xiaosong, Zhang Haiying, Ye Tianchun. A 6-9 GHz 5-band CMOS synthesizer for MB-OFDM UWB. J. Semicond., 2010, 31(7): 075001. doi: 10.1088/1674-4926/31/7/075001


Faen Liu, Zhigong Wang, Zhiqun Li, Qin Li, Sheng Chen. Design of improved CMOS phase-frequency detector and charge-pump for phase-locked loop. J. Semicond., 2014, 35(10): 105006. doi: 10.1088/1674-4926/35/10/105006


Wang Keping, Wang Zhigong, Zhou Jianzheng, Lei Xuemei, Zhou Mingzhu. A novel low-noise linear-in-dB intermediate frequency variable-gain amplifier for DRM/DAB tuners. J. Semicond., 2009, 30(3): 035002. doi: 10.1088/1674-4926/30/3/035002


Lou Wenfeng, Feng Peng, Wang Haiyong, Wu Nanjian. Low power fast settling multi-standard current reusing CMOS fractional-N frequency synthesizer. J. Semicond., 2012, 33(4): 045004. doi: 10.1088/1674-4926/33/4/045004


Ning Yanqing, Chi Baoyong, Wang Zhihua, Chen Hongyi. A CMOS LC VCO with 3.2~6.1GHz Tuning Range. J. Semicond., 2007, 28(4): 526.


Pan Jie, Yang Haigang, Yang Liwu. An area-saving dual-path loop filter for low-voltage integrated phase-locked loops. J. Semicond., 2009, 30(10): 105011. doi: 10.1088/1674-4926/30/10/105011


Feng Lisong, Huang Lu, Bai Xuefei, Xi Tianzuo. A 0.18 μm CMOS 3–5 GHz broadband flat gain low noise amplifier. J. Semicond., 2010, 31(2): 025003. doi: 10.1088/1674-4926/31/2/025003


Yang Yi, Gao Zhuo, Yang Liqiong, Huang Lingyi, Hu Weiwu. Design and analysis of a UWB low-noise amplifier in the 0.18 μm CMOS process. J. Semicond., 2009, 30(1): 015001. doi: 10.1088/1674-4926/30/1/015001


Lixue Kuang, Baoyong Chi, Lei Chen, Wen Jia, Zhihua Wang. A fully-differential phase-locked loop frequency synthesizer for 60-GHz wireless communication. J. Semicond., 2014, 35(12): 125002. doi: 10.1088/1674-4926/35/12/125002


Zhu Zhangming, Liu Lianxi, Yang Yintang, Lei Han. A high efficiency PWM CMOS class-D audio power amplifier. J. Semicond., 2009, 30(2): 025001. doi: 10.1088/1674-4926/30/2/025001


Yin Jiangwei, Li Ning, Zheng Renliang, Li Wei, Ren Junyan. Low-power wide-locking-range injection-locked frequency divider for OFDM UWB systems. J. Semicond., 2009, 30(5): 055003. doi: 10.1088/1674-4926/30/5/055003


Advanced Search >>


Zheng Y Z, Li W N, Xia L L, Huang Y M, Hong Z L. A 3.96 GHz phase-locked loop for mode-1 MB-OFDM UWB hopping carrier generation[J]. J. Semicond., 2009, 30(7): 075003. doi: 10.1088/1674-4926/30/7/075003.

Export: BibTex EndNote

Article Metrics

Article views: 2402 Times PDF downloads: 2691 Times Cited by: 0 Times


Manuscript received: 18 August 2015 Manuscript revised: 02 February 2009 Online: Published: 01 July 2009

Email This Article

User name: