J. Semicond. > Volume 30 > Issue 7 > Article Number: 075002

Effect of a reset-MOSFET in a high-speed comparator

Liu Haitao , Meng Qiao , Wang Zhigong and Tang Kai

+ Author Affiliations + Find other works by these authors

PDF

Abstract: A high-speed comparator design based on regeneration architecture, which can be used in a flash ADC, is presented. A threshold-limit-speed effect (TLSE) which limits the speed of the comparator was discovered and studied in detail. The size of the reset-MOSFET was optimized to resolve the TLSE and make the comparator work at the maximal speed. The results were confirmed by simulation and the corresponding circuit was realized in a flash ADC design in SMIC 0.18-μm CMOS technology. The test result shows that the comparator can work well at 2 GHz and can even work up to 2.8 GHz while the power dissipation is 3.2 mW.

Key words: comparator high speed TLSE CMOS ADC

[1]

Liu Ke, Yang Haigang. A CMOS Dynamic Comparator for Pipelined ADCs with Improved Speed/Power Ratio. J. Semicond., 2008, 29(1): 75.

[2]

Kai Tang, Qiao Meng, Zhigong Wang, Ting Guo. A low power 20 GHz comparator in 90 nm COMS technology. J. Semicond., 2014, 35(5): 055002. doi: 10.1088/1674-4926/35/5/055002

[3]

Huang Zhenxing, Zhou Lei, Su Yongbo, Jin Zhi. A 20-GHz ultra-high-speed InP DHBT comparator. J. Semicond., 2012, 33(7): 075003. doi: 10.1088/1674-4926/33/7/075003

[4]

Zhu Zhangming, Liu Lianxi, Yang Yintang, Lei Han. A high efficiency PWM CMOS class-D audio power amplifier. J. Semicond., 2009, 30(2): 025001. doi: 10.1088/1674-4926/30/2/025001

[5]

Lei Qianqian, Xu Qiming, Chen Zhiming, Shi Yin, Lin Min, Jia Hailong. A high-performance low-power CMOS AGC for GPS application. J. Semicond., 2010, 31(2): 025005. doi: 10.1088/1674-4926/31/2/025005

[6]

Dong Li, Qiao Meng, Fei Li. A 10 bit 50 MS/s SAR ADC with partial split capacitor switching scheme in 0.18 μm CMOS. J. Semicond., 2016, 37(1): 015004. doi: 10.1088/1674-4926/37/1/015004

[7]

Wenwei He, Qiao Meng, Yi Zhang, Kai Tang. A 2 GS/s 8-bit folding and interpolating ADC in 90 nm CMOS. J. Semicond., 2014, 35(8): 085004. doi: 10.1088/1674-4926/35/8/085004

[8]

Yongzhen Chen, Chixiao Chen, Zemin Feng, Fan Ye, Junyan Ren. 14-bit 100 MS/s 121 mW pipelined ADC. J. Semicond., 2015, 36(6): 065008. doi: 10.1088/1674-4926/36/6/065008

[9]

Xu Jian, Wang Zhigong, Niu Xiaokang. Design of high speed LVDS transceiver ICs. J. Semicond., 2010, 31(7): 075014. doi: 10.1088/1674-4926/31/7/075014

[10]

Shubin Liu, Zhangming Zhu, Yintang Yang, Lianxi Liu. A high speed low power low offset dynamic comparator used in SHA-less pipelined ADC. J. Semicond., 2014, 35(5): 055008. doi: 10.1088/1674-4926/35/5/055008

[11]

Zhu Haobo, Mao Luhong, Yu Changliang, Chen Hongda, Tang Jun. A High Speed,12-Channel Parallel,Monolithic IntegratedCMOS OEIC Receiver. J. Semicond., 2007, 28(9): 1341.

[12]

Yu Yunfeng, Yue Jianlian, Xiao Shimao, Zhuang Haixiao, Ma Chengyan, Ye Tianchun. A low-power CMOS frequency synthesizer for GPS receivers. J. Semicond., 2010, 31(6): 065012. doi: 10.1088/1674-4926/31/6/065012

[13]

Wang Wei, Huang Beiju, Dong Zan, Guo Weilian, Chen Hongda. A flexible logic circuit based on a MOS-NDR transistor in standard CMOS technology. J. Semicond., 2010, 31(5): 055007. doi: 10.1088/1674-4926/31/5/055007

[14]

Yu Bo, Wang Yuan, Jia Song, Zhang Ganggang. Novel mixed-voltage I/O buffer with thin-oxide CMOS transistors. J. Semicond., 2009, 30(7): 075001. doi: 10.1088/1674-4926/30/7/075001

[15]

Wang Keping, Wang Zhigong, Lei Xuemei. Noise-canceling and IP3 improved CMOS RF front-end for DRM/DAB/DVB-H applications. J. Semicond., 2010, 31(2): 025006. doi: 10.1088/1674-4926/31/2/025006

[16]

Yang Jinda, Wang Xianbiao, Li Li, Cheng Xu, Guo Yawei, Zeng Xiaoyang. A novel low-offset dynamic comparator for sub-1-V pipeline ADCs. J. Semicond., 2011, 32(8): 085005. doi: 10.1088/1674-4926/32/8/085005

[17]

Hu Xinyi, Dai Yayue, Zhang Huafeng, Zhou Jinfang, Chen Kangsheng. Rotary traveling-wave oscillator design using 0.18 μm CMOS. J. Semicond., 2010, 31(6): 065009. doi: 10.1088/1674-4926/31/6/065009

[18]

Ju Hao, Zhou Yumei, Jiao Yishu. A low power 3.125 Gbps CMOS analog equalizer for serial links. J. Semicond., 2010, 31(11): 115003. doi: 10.1088/1674-4926/31/11/115003

[19]

Cai Li, Huang Lu, Ying Yutong, Fu Zhongqian, Wang Weidong. High performance QVCO design with series coupling in CMOS technology. J. Semicond., 2011, 32(11): 115004. doi: 10.1088/1674-4926/32/11/115004

[20]

Li Xuechu, Gao Qingyun, Qin Shicai. A Low-Power High-Frequency CMOS Peak Detector. J. Semicond., 2006, 27(10): 1707.

Search

Advanced Search >>

GET CITATION

Liu H T, Meng Q, Wang Z G, Tang K. Effect of a reset-MOSFET in a high-speed comparator[J]. J. Semicond., 2009, 30(7): 075002. doi: 10.1088/1674-4926/30/7/075002.

Export: BibTex EndNote

Article Metrics

Article views: 2649 Times PDF downloads: 2326 Times Cited by: 0 Times

History

Manuscript received: 18 August 2015 Manuscript revised: 20 February 2009 Online: Published: 01 July 2009

Email This Article

User name:
Email:*请输入正确邮箱
Code:*验证码错误