J. Semicond. > Volume 35 > Issue 10 > Article Number: 105003

Lower-power, high-linearity class-AB current-mode programmable gain amplifier

Yiqiang Wu , Zhigong Wang , , Junliang Wang , Li Ma , Jian Xu and Lu Tang

+ Author Affilications + Find other works by these authors

PDF

Abstract: A novel class-AB implementation of a current-mode programmable gain amplifier (CPGA) including a current-mode DC offset cancellation loop is presented. The proposed CPGA is based on a current amplifier and provides a current gain in a range of 40 dB with a 1 dB step. The CPGA is characterized by a wide range of current gain variation, a lower power dissipation, and a small chip size. The proposed circuit is fabricated using a 0.18 μm CMOS technology. The CPGA draws a current of less than 2.52 mA from a 1.8 V supply while occupying an active area of 0.099 μm2. The measured results show an overall gain variation from 10 to 50 dB with a gain error of less than 0.40 dB. The OP1dB varies from 11.80 to 13.71 dBm, and the 3 dB bandwidth varies from 22.2 to 34.7 MHz over the whole gain range.

Key words: current modeclass ABprogrammable gain amplifiercurrent amplifier

Abstract: A novel class-AB implementation of a current-mode programmable gain amplifier (CPGA) including a current-mode DC offset cancellation loop is presented. The proposed CPGA is based on a current amplifier and provides a current gain in a range of 40 dB with a 1 dB step. The CPGA is characterized by a wide range of current gain variation, a lower power dissipation, and a small chip size. The proposed circuit is fabricated using a 0.18 μm CMOS technology. The CPGA draws a current of less than 2.52 mA from a 1.8 V supply while occupying an active area of 0.099 μm2. The measured results show an overall gain variation from 10 to 50 dB with a gain error of less than 0.40 dB. The OP1dB varies from 11.80 to 13.71 dBm, and the 3 dB bandwidth varies from 22.2 to 34.7 MHz over the whole gain range.

Key words: current modeclass ABprogrammable gain amplifiercurrent amplifier



References:

[1]

Yoshii N, Mizutani K, Sugimoto Y. A current-mode ADC with current exchanging and averaging capabilities by switching the currents and calculating data in the digital domain[J]. IEEE Custom Integrated Circuits Conference, 2007: 209.

[2]

Sun Yong, Lai Fengchang, Ye Yizheng. Current mode ADC design in a 0.5-μm CMOS process[J]. Journal of Semiconductors, 2009, 30(6): 065002. doi: 10.1088/1674-4926/30/6/065002

[3]

Peric I, Armbruster T, Koch M. DCD-the multi-channel current-mode ADC chip for the readout of DEPFET pixel detectors[J]. IEEE Trans Nucl Sci, 2010, 57(2): 743. doi: 10.1109/TNS.2010.2040487

[4]

Sugimoto Y, Gohda Y, Tanaka S. A 35 MS/s and 2 V/2.5 V current-mode sample-and-hold circuit with an input current linearization technique[J]. IEEE Asian Solid-State Circuits Conference, 2005: 445.

[5]

Alzaher H A. A CMOS digitally programmable universal current-mode filter[J]. IEEE Trans Circuits Syst, 2008, 55(8): 758. doi: 10.1109/TCSII.2008.921599

[6]

Mahmoud S A, Hashiesh M A, Soliman A M. Low-voltage digitally controlled fully differential current conveyor[J]. IEEE Trans Circuits Syst I:Regular Papers, 2005, 52(10): 2055. doi: 10.1109/TCSI.2005.852922

[7]

Alzaher H, Tasadduq N. Realizations of CMOS fully differential current followers/amplifiers[J]. IEEE International Symposium on Circuits and Systems, 2009: 1381.

[8]

Elmala M, Carlton B, Bishop R. A 1.4 V, 13.5 mW, 10/100 MHz 6th order elliptic filter/VGA with DC-offset correction in 90 nm CMOS[J]. IEEE Radio Frequency integrated Circuits (RFIC) Symposium, 2005: 189.

[9]

Zhou Jiaye, Tan Xi, Wang Junyu. A 60-dB linear VGA with novel exponential gain approximation[J]. Journal of Semiconductors, 2009, 30(6): 065006. doi: 10.1088/1674-4926/30/6/065006

[10]

Soliman E A, Mahmoud S A. Multi-standard receiver baseband chain using digitally programmable OTA based on CCⅡ and current division networks[J]. IEEE International Conference on Engineering and Technology, 2012: 1.

[11]

La Cruz-Blas D, López-Martín A. A 0.75-V compact CMOS class-AB current-mode exponential variable gain amplifier[J]. IEEE Trans Circuits Syst Ⅱ:Express Briefs, 2007, 54(12): 1042. doi: 10.1109/TCSII.2007.906965

[1]

Yoshii N, Mizutani K, Sugimoto Y. A current-mode ADC with current exchanging and averaging capabilities by switching the currents and calculating data in the digital domain[J]. IEEE Custom Integrated Circuits Conference, 2007: 209.

[2]

Sun Yong, Lai Fengchang, Ye Yizheng. Current mode ADC design in a 0.5-μm CMOS process[J]. Journal of Semiconductors, 2009, 30(6): 065002. doi: 10.1088/1674-4926/30/6/065002

[3]

Peric I, Armbruster T, Koch M. DCD-the multi-channel current-mode ADC chip for the readout of DEPFET pixel detectors[J]. IEEE Trans Nucl Sci, 2010, 57(2): 743. doi: 10.1109/TNS.2010.2040487

[4]

Sugimoto Y, Gohda Y, Tanaka S. A 35 MS/s and 2 V/2.5 V current-mode sample-and-hold circuit with an input current linearization technique[J]. IEEE Asian Solid-State Circuits Conference, 2005: 445.

[5]

Alzaher H A. A CMOS digitally programmable universal current-mode filter[J]. IEEE Trans Circuits Syst, 2008, 55(8): 758. doi: 10.1109/TCSII.2008.921599

[6]

Mahmoud S A, Hashiesh M A, Soliman A M. Low-voltage digitally controlled fully differential current conveyor[J]. IEEE Trans Circuits Syst I:Regular Papers, 2005, 52(10): 2055. doi: 10.1109/TCSI.2005.852922

[7]

Alzaher H, Tasadduq N. Realizations of CMOS fully differential current followers/amplifiers[J]. IEEE International Symposium on Circuits and Systems, 2009: 1381.

[8]

Elmala M, Carlton B, Bishop R. A 1.4 V, 13.5 mW, 10/100 MHz 6th order elliptic filter/VGA with DC-offset correction in 90 nm CMOS[J]. IEEE Radio Frequency integrated Circuits (RFIC) Symposium, 2005: 189.

[9]

Zhou Jiaye, Tan Xi, Wang Junyu. A 60-dB linear VGA with novel exponential gain approximation[J]. Journal of Semiconductors, 2009, 30(6): 065006. doi: 10.1088/1674-4926/30/6/065006

[10]

Soliman E A, Mahmoud S A. Multi-standard receiver baseband chain using digitally programmable OTA based on CCⅡ and current division networks[J]. IEEE International Conference on Engineering and Technology, 2012: 1.

[11]

La Cruz-Blas D, López-Martín A. A 0.75-V compact CMOS class-AB current-mode exponential variable gain amplifier[J]. IEEE Trans Circuits Syst Ⅱ:Express Briefs, 2007, 54(12): 1042. doi: 10.1109/TCSII.2007.906965

[1]

Nan Lin, Fei Fang, Zhiliang Hong, Hao Fang. A 3.8 GHz programmable gain amplifier with a 0.1 dB gain step. J. Semicond., 2014, 35(3): 035004. doi: 10.1088/1674-4926/35/3/035004

[2]

Li Fanyang, Yang Haigang, Liu Fei, Yin Tao. A current mode feed-forward gain control system for a 0.8 V CMOS hearing aid. J. Semicond., 2011, 32(6): 065010. doi: 10.1088/1674-4926/32/6/065010

[3]

Jian Xu, Zheng Zhou, Yiqiang Wu, Zhigong Wang, Jianping Chen. A high linearity current mode second IF CMOS mixer for a DRM/DAB receiver. J. Semicond., 2015, 36(5): 055003. doi: 10.1088/1674-4926/36/5/055003

[4]

Liao Pengfei, Luo Ping, Zhang Bo, Li Zhaoji. A high linearity current mode multiplier/divider with a wide dynamic range. J. Semicond., 2012, 33(12): 125003. doi: 10.1088/1674-4926/33/12/125003

[5]

Guo Zhongjie, Wu Longsheng, Liu Youbao. Design and implementation of adaptive slope compensation in current mode DC–DC onverter. J. Semicond., 2010, 31(12): 125004. doi: 10.1088/1674-4926/31/12/125004

[6]

Cong Liu, Xinquan Lai, Hanxiao Du, Yuan Chi. A double-stage start-up structure to limit the inrush current used in current mode charge pump. J. Semicond., 2016, 37(6): 065006. doi: 10.1088/1674-4926/37/6/065006

[7]

Zhenhai Chen, Zongguang Yu, Jinghe Wei, Dejin Zhou, Xiaobo Su, Jiaxuan Zou. A 4 Gbps current-mode transmitter for 12-bit 250 MSPS ADC. J. Semicond., 2017, 38(8): 085008. doi: 10.1088/1674-4926/38/8/085008

[8]

Jiao Shilong, Ye Yutang, Chen Tangsheng, Feng Ou, Jiang Youquan, Fan Chao, Li Fuxiao. 10Gb/s GaAs PHEMT Current Mode TransimpedancePreamplifier for Optical Receiver. J. Semicond., 2007, 28(1): 24.

[9]

Sun Yong, Lai Fengchang, Ye Yizheng. Current mode ADC design in a 0.5-μm CMOS process. J. Semicond., 2009, 30(6): 065002. doi: 10.1088/1674-4926/30/6/065002

[10]

Fanyang Li. A 0.9 V PSRR improved voltage reference using a wide-band cascaded current mode differentiator. J. Semicond., 2018, 39(10): 105002. doi: 10.1088/1674-4926/39/10/105002

[11]

Liu Jiang, Wang Xueqiang, Wang Qin, Wu Dong, Zhang Zhigang, Pan Liyang, Liu Ming. A low-voltage sense amplifier for high-performance embedded flash memory. J. Semicond., 2010, 31(10): 105001. doi: 10.1088/1674-4926/31/10/105001

[12]

Yun Gui, Xu Zhang, Yuan Wang, Ming Liu, Weihua Pei, Kai Liang, Suibiao Huang, Bin Li, Hongda Chen. A multi-channel fully differential programmable integrated circuit for neural recording application. J. Semicond., 2013, 34(10): 105009. doi: 10.1088/1674-4926/34/10/105009

[13]

Xing Xinpeng, Li Dongmei, Wang Zhihua. A Novel CMOS Current Mode Bandgap Reference. J. Semicond., 2008, 29(7): 1249.

[14]

Ye Xiangyang, Wang Yunfeng, Zhang Haiying, Wang Qingpu. A binary-weighted 64-dB programmable gain amplifier with a DCOC and AB-class buffer. J. Semicond., 2012, 33(2): 025003. doi: 10.1088/1674-4926/33/2/025003

[15]

Yang Zhou, Wen Guangjun, Feng Xiao. A 2.5-V 56-mW baseband chain in a multistandard TV tuner for mobile and multimedia applications. J. Semicond., 2011, 32(3): 035003. doi: 10.1088/1674-4926/32/3/035003

[16]

Li Guofeng, Wu Nanjian. A low power flexible PGA for software defined radio systems. J. Semicond., 2012, 33(5): 055006. doi: 10.1088/1674-4926/33/5/055006

[17]

Xu Cheng, Guiliang Guo, Yuepeng Yan, Rongjiang Liu, Yu Jiang. A VHF RFPGA with adaptive phase-correction technique. J. Semicond., 2013, 34(8): 085017. doi: 10.1088/1674-4926/34/8/085017

[18]

Jiang Li, Wu Xiaobo, Yan Xiaolang. Research and Design of Wide Input Common-Mode Range Current-Sense Amplifier. J. Semicond., 2007, 28(8): 1289.

[19]

Wei Zhu, Baoyong Chi, Lixue Kuang, Wen Jia, Zhihua Wang. An inductorless CMOS programmable-gain amplifier with a > 3 GHz bandwidth for 60 GHz wireless transceivers. J. Semicond., 2014, 35(10): 105001. doi: 10.1088/1674-4926/35/10/105001

[20]

Yao Xiaocheng, Gong Zheng, Shi Yin. A programmable gain amplifier with digitally assisted DC offset calibration for a direct-conversion WLAN receiver. J. Semicond., 2012, 33(11): 115006. doi: 10.1088/1674-4926/33/11/115006

Search

Advanced Search >>

GET CITATION

Y Q Wu, Z G Wang, J L Wang, L Ma, J Xu, L Tang. Lower-power, high-linearity class-AB current-mode programmable gain amplifier[J]. J. Semicond., 2014, 35(10): 105003. doi: 10.1088/1674-4926/35/10/105003.

Export: BibTex EndNote

Article Metrics

Article views: 581 Times PDF downloads: 8 Times Cited by: 0 Times

History

Manuscript received: 23 April 2014 Manuscript revised: 26 June 2014 Online: Published: 01 October 2014

Email This Article

User name:
Email:*请输入正确邮箱
Code:*验证码错误