
SEMICONDUCTOR INTEGRATED CIRCUITS
Li Di, Yang Yintang, Zhu Zhangming, Shi Lichun, Wu Xiaofeng and Wang Jiangan
Abstract: An improved low distortion sigma–delta ADC (analog-to-digital converter) for wireless local area network standards is presented. A feed-forward MASH 2-2 multi-bit cascaded sigma–delta ADC is adopted; however, this work shows a much better performance than the ADCs which have been presented to date by adding a feedback factor in the second stage to improve the performance of the in-band SNDR (signal to noise and distortion ratio), using 4-bit ADCs in both stages to minimize the quantization noise. Data weighted averaging technology is therefore used to decrease the mismatch noise induced by the 4-bit DACs, which improves the SFDR (spurious free dynamic range) of the ADC. The modulator has been implemented by a 0.18 μm CMOS process and operates at a single 1.8 V supply voltage. Experimental results show that for a 1.25 MHz @ –6 dBFS input signal at 160 MHz sampling frequency, the improved ADC with all non-idealities considered achieves a peak SNDR of 80.9 dB and an SFDR of 87 dB, and the effective number of bits is 13.15 bits.
Key words: WLAN, low distortion, sigma–delta ADC, data weighted averaging
1 |
A monolithic integrated low-voltage deep brain stimulator with wireless power and data transmission Zhang Zhang, Ye Tan, Jianmin Zeng, Xu Han, Xin Cheng, et al. Journal of Semiconductors, 2016, 37(9): 095003. doi: 10.1088/1674-4926/37/9/095003 |
2 |
A highly linear power amplifier for WLAN Jie Jin, Jia Shi, Baoli Ai, Xuguang Zhang Journal of Semiconductors, 2016, 37(2): 025006. doi: 10.1088/1674-4926/37/2/025006 |
3 |
A fourth-order bandwidth-reconfigurable delta–sigma modulator for audio applications Wang Junqian, Yang Haifeng, Wei Rui, Xu Jun, Ren Junyan, et al. Journal of Semiconductors, 2012, 33(7): 075002. doi: 10.1088/1674-4926/33/7/075002 |
4 |
CMOS analog baseband circuitry for an IEEE 802.11 b/g/n WLAN transceiver Gong Zheng, Chu Xiaojie, Lei Qianqian, Lin Min, Shi Yin, et al. Journal of Semiconductors, 2012, 33(11): 115001. doi: 10.1088/1674-4926/33/11/115001 |
5 |
An optimized analog to digital converter for WLAN analog front end Ye Mao, Zhou Yumei, Wu Bin, Jiang Jianhua Journal of Semiconductors, 2012, 33(4): 045008. doi: 10.1088/1674-4926/33/4/045008 |
6 |
A transformer-loaded receiver front end for 2.4 GHz WLAN in 0.13 μm CMOS technology Peng Miao, Lin Min, Shi Yin, Fa Foster Dai Journal of Semiconductors, 2011, 32(12): 125002. doi: 10.1088/1674-4926/32/12/125002 |
7 |
A 100-MHz bandpass sigma--delta modulator with a 75-dB dynamic range for IF receivers Yuan Yudan, Li Li, Chang Hong, Guo Yawei, Cheng Xu, et al. Journal of Semiconductors, 2011, 32(2): 025001. doi: 10.1088/1674-4926/32/2/025001 |
8 |
A low-power triple-mode sigma--delta DAC for reconfigurable (WCDMA/TD-SCDMA/GSM) transmitters Qiu Dong, Yi Ting, Hong Zhiliang Journal of Semiconductors, 2011, 32(2): 025005. doi: 10.1088/1674-4926/32/2/025005 |
9 |
Lei Qianqian, Lin Min, Chen Zhiming, Shi Yin Journal of Semiconductors, 2011, 32(4): 045006. doi: 10.1088/1674-4926/32/4/045006 |
10 |
A low noise high efficiency buck DC–DC converter with sigma–delta modulation Cai Shujiang, Pi Changming, Yan Wei, Li Wenhong Journal of Semiconductors, 2011, 32(7): 075004. doi: 10.1088/1674-4926/32/7/075004 |
11 |
Sigma–delta modulator modeling analysis and design Ge Binjie, Wang Xin'an, Zhang Xing, Feng Xiaoxing, Wang Qingqin, et al. Journal of Semiconductors, 2010, 31(9): 095003. doi: 10.1088/1674-4926/31/9/095003 |
12 |
Low-power switched-capacitor delta-sigma modulator for EEG recording applications Chen Jin, Zhang Xu, Chen Hongda Journal of Semiconductors, 2010, 31(7): 075009. doi: 10.1088/1674-4926/31/7/075009 |
13 |
A low power cyclic ADC design for a wireless monitoring system for orthopedic implants Chen Yi, Li Fule, Chen Hong, Zhang Chun, Wang Zhihua, et al. Journal of Semiconductors, 2009, 30(8): 085009. doi: 10.1088/1674-4926/30/8/085009 |
14 |
A 1-V 60-μW 85-dB dynamic range continuous-time third-order sigma–delta modulator Li Yuanwen, Qi Da, Dong Yifeng, Xu Jun, Ren Junyan, et al. Journal of Semiconductors, 2009, 30(12): 125011. doi: 10.1088/1674-4926/30/12/125011 |
15 |
Low-power CMOS fully-folding ADC with a mixed-averaging distributed T/H circuit Liu Zhen, Jia Song, Wang Yuan, Ji Lijiu, Zhang Xing, et al. Journal of Semiconductors, 2009, 30(12): 125013. doi: 10.1088/1674-4926/30/12/125013 |
16 |
Xue Chunlai, Shi Wenhua, Cheng Buwen, Yao Fei, Wang Qiming, et al. Chinese Journal of Semiconductors , 2007, 28(S1): 435-438. |
17 |
Key Techniques of Frequency Synthesizer for WLAN Receivers Tang Lu, Wang Zhigong, Xu Yong, Li Zhiqun Chinese Journal of Semiconductors , 2007, 28(4): 542-548. |
18 |
A CMOS Low Power Fully Differential Sigma-Delta Frequency Synthesizer for 2Mb/s GMSK Modulation Zhang Li, Chi Baoyong, Yao Jinke, Wang Zhihua, Chen Hongyi, et al. Chinese Journal of Semiconductors , 2006, 27(12): 2106-2111. |
19 |
A DC-Offset Cancellation Scheme in a Direct-Conversion Receiver for IEEE 802.11a WLAN Xu Qiming, Shi Yin, Gao Peng, Hu Xueqing, Yan Jun, et al. Chinese Journal of Semiconductors , 2006, 27(4): 653-657. |
20 |
Tang Lu, Wang Zhigong, Huang Ting, Li Zhiqun Chinese Journal of Semiconductors , 2006, 27(3): 459-466. |
Article views: 4393 Times PDF downloads: 2923 Times Cited by: 0 Times
Received: 18 August 2015 Revised: 09 October 2009 Online: Published: 01 February 2010
Citation: |
Li Di, Yang Yintang, Zhu Zhangming, Shi Lichun, Wu Xiaofeng, Wang Jiangan. Improved low-distortion sigma–delta ADC with DWA for WLAN standards[J]. Journal of Semiconductors, 2010, 31(2): 025011. doi: 10.1088/1674-4926/31/2/025011
****
Li D, Yang Y T, Zhu Z M, Shi L C, Wu X F, Wang J G. Improved low-distortion sigma–delta ADC with DWA for WLAN standards[J]. J. Semicond., 2010, 31(2): 025011. doi: 10.1088/1674-4926/31/2/025011.
|
Journal of Semiconductors © 2017 All Rights Reserved 京ICP备05085259号-2