Citation: |
Lu Jiang, Wang Lixin, Lu Shuojin, Wang Xuesheng, Han Zhengsheng. Avalanche behavior of power MOSFETs under different temperature conditions[J]. Journal of Semiconductors, 2011, 32(1): 014001. doi: 10.1088/1674-4926/32/1/014001
****
Lu J, Wang L X, Lu S J, Wang X S, Han Z S. Avalanche behavior of power MOSFETs under different temperature conditions[J]. J. Semicond., 2011, 32(1): 014001. doi: 10.1088/1674-4926/32/1/014001.
|
Avalanche behavior of power MOSFETs under different temperature conditions
DOI: 10.1088/1674-4926/32/1/014001
-
Abstract
The ability of high-voltage power MOSFETs to withstand avalanche events under different temperature conditions are studied by experiment and two-dimensional device simulation. The experiment is performed to investigate dynamic avalanche failure behavior of the domestic power MOSFETs which can occur at the rated maximum operation temperature range (–55 to 150 ℃). An advanced ISE TCAD two-dimensional mixed mode simulator with thermodynamic non-isothermal model is used to analyze the avalanche failure mechanism. The unclamped inductive switching measurement and simulation results show that the parasitic components and thermal effect inside the device will lead to the deterioration of the avalanche reliability of power MOSFETs with increasing temperature. The main failure mechanism is related to the parasitic bipolar transistor activity during the occurrence of the avalanche behavior. -
References
-
Proportional views