Processing math: 100%
J. Semicond. > 2014, Volume 35 > Issue 11 > 114009

SEMICONDUCTOR DEVICES

Photoelectric characteristics of an inverse U-shape buried doping design for crosstalk suppression in pinned photodiodes

Chen Cao, Bing Zhang, Xin Li, Longsheng Wu and Junfeng Wang

+ Author Affiliations

 Corresponding author: Cao Chen, Email:intercaochen@163.com

DOI: 10.1088/1674-4926/35/11/114009

PDF

Abstract: A design of an inverse U-shape buried doping in a pinned photodiode (PPD) of CMOS image sensors is proposed for electrical crosstalk suppression between adjacent pixels. The architecture achieves no extra fill factor consumption, and proper built-in electric fields can be established according to the doping gradient created by the injections of the extremely low P-type doping buried regions in the epitaxial layer, causing the excess electrons to easily drift back to the photosensitive area rarely with a diffusion probability; the overall junction capacitance and photosensitive area extensions for a full well capacity (FWC) and internal quantum efficiency (IQE) improving are achieved by the injection of a buried N-type doping. By considering the image lag issue, the process parameters of all the injections have been precisely optimized. Optical simulation results based on the finite difference time domain method show that compared to the conventional PPD, the electrical crosstalk rate of the proposed architecture can be decreased by 60%-80% at an incident wavelength beyond 450 nm, IQE can be clearly improved at an incident wavelength between 400 and 600 nm, and the FWC can be enhanced by 107.5%. Furthermore, the image lag performance is sustained to a perfect low level. The present study provides important guidance on the design of ultra high resolution image sensors.

Key words: CMOS image sensorelectrical crosstalkphotoelectric performance designpinned photodiode

In recent years, CMOS image sensors (CIS) have gained wide applications for various consumer electronics such as cell phones, digital cameras and other imaging devices due to the advantages of low power consumption, low cost and CMOS technology compatibility[1-3]. However, as the pixel size is continuously scaling down to achieve higher integration density, the spatial spacing between adjacent pixels has also been scaled, resulting in a serious crosstalk issue by which the image resolution may be significantly reduced[4]. Therefore, in order to achieve a high image quality in modern CIS, crosstalk suppression technologies should be further considered.

There are two mainly types of crosstalk mechanisms in CIS pixels. One is optical crosstalk, which corresponds to a photon exchange between neighboring pixels before electron/hole pairs are excited in the substrate region, the other is electrical crosstalk, which means photon generated carriers diffuse or drift to other pixels through the substrate or epitaxial (EPI) layer. Extensive efforts have been made to suppress the latter one including guard ring architectures[5], heavy doping or a thinner EPI layer[6], deep trench isolation (DTI) for the front side (FSI) or back side illuminated (BSI) technology[7-9] and so on. They were reported to be effective in reducing the electrical crosstalk rate between neighboring pixels. However, major photoelectric performances such as the photosensitive fill factor, full well capacity (FWC), quantum efficiency (QE) or dark current may be sacrificed to different extents by using the solutions mentioned above, so the superiorities of the technologies were restricted.

In this work, based on the prevalent 4-transistor (4T) pixel structure, a novel concept of the design called an inverse U-shape buried doping (IUBD) architecture formed in the pinned photodiode (PPD) is proposed to solve the problem discussed above. No extra consumption of the fill factor is achieved by using the deep buried injections, which can suppress the electrical crosstalk and improve other major photoelectric performances, simultaneously.

The pixel we chose to investigate in this paper has a 4T structure. The schematic of a 4T pixel which consists of a PPD, a transfer gate (M1), a reset transistor (M2), an in-pixel amplifier (M3) and a selected switch (M4) is illustrated in Fig. 1(a). The excited carriers originated in the PPD will transfer to the floating diffusion node and change into a voltage signal, which can be ultimately output by a readout bus connected to the subsequent circuit. The PPD is a buried structure with an N-type region to drift the photon generated carriers dropped in the space charge region (SCR), as illustrated in Fig. 1(b). A P+ region is formed by a high dose surface implant to prevent the dark current noise typically originating from the interface states or trapped charges laid in the dielectric layers.

Figure  1.  Illustration of a 4T pixel with a PPD structure. (a) 4T pixel circuit schematic. (b) Electrical crosstalk mechanism between neighboring PPDs.

The photon absorption depth[10] in a silicon material closely depends on the incident wavelength. Most of the carriers being excited by long wavelength illumination may drop deep into the EPI layer or high doping substrate. As illustrated in Fig. 1(b), the excess electrons in the substrate will be quickly recombined mainly by the Shockley-Read-Hall (SRH) mechanism due to the energy levels within the band gap created by defects[11]. While the electrons in the EPI layer are treated as the minority carriers to diffuse following the concentration gradient $\triangledown n(x, y, z)$ in any direction with a lower recombination rate, and can be specified as the steady-state diffusion equation[12]:

$ Dn2n(x,y,z)=n(x,y,z)τG(x,y,z),

$

(1)

where $D_{\rm n}$ is the diffusion coefficient, $\tau $ is the lifetime of the excess electrons, and $G(x, y, z)$ represents the generation rate of electrons under long wavelength illumination. The maximum distance by which the excess electrons can diffuse in the EPI layer is given as:

$ Ln=Dnτ.

$

(2)

It can be revealed that, if the distance from the original position where an electron starts to diffuse to the nearest edge position of the SCR within the neighboring pixel is smaller than $L_{\rm n}$, the electron can be absorbed as the signal charge output by the neighborhood pixel, causing a crosstalk phenomenon. The conventional PPD architecture has a large crosstalk probability as the neighbor spacing shrinking.

Based on the mechanism analysis, in order to achieve crosstalk suppression in the PPD, the main starting point is to make the excess electrons dropped in the EPI layer be absorbed more efficiently or to reduce the minority carrier's lifetime so that the excess electrons can hardly diffuse to neighbors. Being different from the solutions mentioned in the previous section, based on the spirit of crosstalk reduction without sacrifices of other major pixel performances, a concept of deep buried implantation is introduced to establish a deep electric field by which the excess electrons dropped in the EPI layer can be drifted back to photosensitive SCR with little diffusion.

In order to obtain the electric field stated above, an extremely low P-type (LP) doping region, which has the concentrations orders of magnitude lower than the EPI layer, should be injected into the buried area beneath the original N-type (ON) region, as illustrated in Fig. 2(a), the shape of the LP region is like two "arms" in a two-dimensional cross section. Thanks to the low/high junction's behavior proved by the Gunn's theory[13], a specific electric field $E_{\rm HL}$ with a direction from the LP region to the EPI layer can be established according to the doping gradient, which is given as:

$ EHL=k0TqlnNEPINLPzHL,

$

(3)
Figure  2.  Illustration of the proposed IUBD PPD architecture. (a) Two-step LP implants for creating the electric field $E_{\rm HL}$ in order to drift back the excess electrons dropped in the EPI layer. (b) Buried N-type BN implant for FWC and IQE enhancement.

where $k_{0}$ represents the Boltzmann constant, $T$ represents the temperature, $N_{\rm EPI}$ and $N_{\rm LP}$ are the doping concentrations of the EPI layer and the LP region, respectively, and $z_{\rm HL}$ represents the width of the drifting zone. It can be indicated that there should be a built-in potential $V_{\rm HL}$ across this drifting zone, which is given as:

$ VHL=k0TqlnNEPINLP.

$

(4)

Being different from the ordinary buried implanting, the LP region can be implemented by using two-step distinguishable high energy N-type implants with one identical mask to compensate the acceptor impurities in the EPI layer according to the principle of impurity compensation.

It can be known from Eq. (3) that making the doping concentration of the LP region as low as possible is an effective way to obtain a stronger drift force originating from the electric field. However, if the doping concentration of the LP region is so low that close to the critical N-type doping, this may cause a meaningless N-type stretch and reduce the depletion capacity of the overall N-type region, resulting in an obviously raising of the pinch-off voltage[14] from $V_{\rm pinned}$ to $V'_{\rm pinned}$. Doing so, the bottom of the potential well in the PPD may get lower than the potential of the transfer gate (TG) channel stated in "on", then a potential barrier which can prevent the photon generated electrons transferring from the PPD to the FD is produced, leading to a part of the electrons residue in the PPD in the charge transferring period as illustrated in Fig. 3. This will result in an image lag issue. So taking account of the charge transfer efficiency, the LP region should not be inversed to N-type doping.

Figure  3.  Illustration of potential changes in the charge transfer path from PPD to FD as $V_{\rm pinned}$ increases and residual electrons can be caused.

The LP design can make electrical crosstalk insensitive without any pixel area or fill factor penalization. In order to make further efforts on improving other major photoelectric performances such as FWC or QE, a buried N-type (BN) region can be implemented by a higher energy N-type implant with a medium doping dose. As illustrated in Fig. 2(b), the additional mask of the BN implant is in the interior of the peripheral LP "arms", resulting in a stretched N-type region inside of the LP region, and jointly constituting an inverse U-shape profile with the LP "arms". As illustrated in Fig. 2(b), the enhancement of the overall capacitance by introducing the new BN region can be composed by the bottom capacitance and stretched side wall capacitance. Therefore, the capacitance enhancement between the architecture with and without the BN region can be given as:

$ CBN=CPΔP+CAΔA,

$

(5)

where $\Delta P$ and $\Delta A$ respectively represent the increased side wall and bottom PN junction area due to the BN implant; $C_{\rm P}$ and $C_{\rm A}$ respectively represent the unit side wall and bottom PN junction capacitance of the BN region and can be given as:

$ CP=(εrε0q2NLPNBNNLP+NBN)1/2(Vbi1V1)1/2,

$

(6)

$ CA=(εrε0q2NEPINBNNEPI+NBN)1/2(Vbi2V2)1/2,

$

(7)

where $\varepsilon_{\rm r} \varepsilon_{0}$ is the dielectric constant of silicon material, $q$ is the unit charge, $N_{\rm BN}$ represents the doping concentration of the BN region, and $V_{\rm bi1}$ and $V_{\rm bi2}$ represent the built-in potential respectively between two regions of the side wall junction and bottom junction. $V_{1}$ and $V_{2}$ represent the applied voltage respectively between each of the two regions.

It must be remarked that the signal charges, which can be read out in a 4T pixel, are the electrons that have been transferred to the FD node. The effective FWC should be defined as the maximum number of electrons that can be transferred out from the PPD. By introducing the BN region, the neutral zone in the new stretched N-type region will be difficult to exhaust, resulting in a raising of the pinch-off voltage. So according to the image lag issue mentioned previously, the doping dose of the new BN region should be lower.

The mechanism of the QE improvement induced by introducing the BN implant can be simply described as the result of the drifting volume for absorbing photon generated electrons is expanded by the vertical SCR expansion. Note that here QE should be exactly the internal quantum efficiency (IQE) in which the loss of incident light by the reflection of the lens or the dielectric layer on the top of the silicon surface could not be taken into account. IQE was proved to be positively correlated to the drift current density $J_{\rm drift}$ in the SCR, as stated in Eq. (8) for the one-dimensional case[15]:

$ IQEJdrift=xj+w+ΔwxjG(x)dx,

$

(8)

where

$ \Delta w=\left( {\frac{2\varepsilon _{\rm r} \varepsilon _0 }{q} \frac{N_{\rm EPI} +N_{\rm BN} }{N_{\rm EPI} N_{\rm BN} }V_{\rm bi2} } \right)^{1/2}, $

where $\Delta w$ represents the expanded vertical widths of the SCR with the BN region. It is observed that the IQE can be improved by a higher dose of BN doping. However, according to the image lag issue mentioned previously, the doping dose of the BN implant would not be so high. So there must be a tradeoff to consider for the BN design.

The proposed architecture involves multi-buried implantations, causing a number of noteworthy process implementation issues that should be analyzed.

First, the ion species of the N-type implant for the LP region creating must be selected with the atomic number smaller than ON-ion (generally arsenic) to possess a deeper incident range[16], in order to make the most of the LP doping ions stopping in the buried position deeper than the bottom of the ON region and compensate the EPI acceptor impurities during the implanting process. So we select phosphorus as the LP doping ion species.

Second, an appropriate dose for N-type implantation which dominates the doping concentration in the LP region is needed to control the region without inversing. An empirical implant dose with a magnitude of 10$^{11}$ cm$^{-2}$ is obtained from the deep sub-micrometer (DSM) bulk CMOS technology to completely compensate the acceptor impurities in the EPI layer with a concentration of 10$^{15}$ cm$^{-3}$. Therefore, Figure 4 simulates the "peak" LP doping concentration produced by N-type implantation in the EPI layer versus the implant dose increasing from 1 $\times $ 10$^{11}$ to 9 $\times $ 10$^{11}$ cm$^{-2}$ by the TCAD process tool. It is observed that, as the implant dose increases, the P-type doping level is going to be lighter and inversed to N-type approximately at the dose of 3.2 $\times $ 10$^{11}$ cm$^{-2}$. So by taking account of the general dose implantation deviation existing in an actual ion implanter, the maximum LP implant dose we select should be a little lower than 3 $\times $ 10$^{11}$ cm$^{-2}$ to ensure there is no inversing in an actual implanting process. In addition, the minimum LP implant dose of 2 $\times $ 10$^{11}$ cm$^{-2}$ is carefully designed simultaneously to establish a sufficient built-in electric field for the effectively photon generated electrons absorption. Therefore, the LP implant dose window is determined between the value of 2 $\times $ 10$^{11}$ and 3 $\times $ 10$^{11}$ cm$^{-2}$.

Figure  4.  "Peak" LP doping concentration versus the implant dose increasing.

Third, due to the buried implanted impurities that will diffuse around after annealing, the mask open areas of the IUBD insertions ($X_{\rm LP}$ for LP insertion and $X_{\rm BN}$ for BN insertion shown in Fig. 5) and the spacing between them should be all optimized to ensure that the LP region not be eaten up by the latter diffused BN region, and to maintain the depletion capacity of the overall N-type region. Based on the analysis above, for a certain PPD with a size of 2.3 $\times $ 2.3 $\mu $m$^{2}$, here we set $X_{\rm LP}$ and $X_{\rm BN}$ to 0.3 $\mu $m and 0.8 $\mu $m with a proper spacing of 0.2 $\mu $m, respectively. A layout design of the proposed PPD pixel is shown in Fig. 6 with the in-pixel transistors.

Figure  5.  Illustration of the mask open areas for IUBD implants.
Figure  6.  Layout of the proposed IUBD PPD pixel.

Based on the discussions of the design and the implementation of the IUBD architecture, the technology flow and process parameters to implement the architecture beneath the ON region of a conventional PPD is listed in Table 1.

Table  1.  Technology flow and process parameters for IUBD architecture implementation.
DownLoad: CSV  | Show Table

According to the parameters, a two-dimensional IUBD PPD model combined with the TG transistor is simulated by the TCAD process tool, as shown in Fig. 7. The doping concentration comparisons between the conventional and the IUBD PPD along the AA' and BB' cross sections are respectively shown in Figs. 8(a) and 8(b). It is observed that the "peak" doping concentrations of LP1 and LP2 regions are both lower than the EPI layer by almost two orders of magnitude, knowing that an approximately 100-200 mV built-in potential can be established for the electrons drifting back to the photosensitive area according to Eq. (4). The BN region successfully follows the doping gradient of the ON region and stretches a small distance without disturbing the peripheral LP region to maintain the pinch-off voltage at a similar level as the conventional PPD by taking the image lag issue into account.

Figure  7.  (Color online) IUBD PPD model simulated by TCAD tools.
Figure  8.  The doping concentrations comparisons between conventional and IUBD PPD at (a) AA' cross section and (b) BB' cross section.

Based on the DSM CIS dedicated technology, the neighborhood IUBD model for evaluating electrical crosstalk and other performances is developed by the TCAD process tool, as shown in Fig. 9. The operating voltage is 3.3 V. The FD nodes are respectively linked to PPD1 and PPD2 by a TG transistor with the gate length of 0.35 $\mu $m to supply bias for PPD resetting and charge transferring. The simulated size of the IUBD PPD is 2.3 $\times $ 1.0 $\mu $m$^{2}$. The spacing between the neighboring IUBD devices is 1.0 $\mu $m. We suppose that no other pixel devices or circuits exist in the area between PPD1 and PPD2 in order to guarantee that the model is in the worst case for electrical crosstalk, since there are no electrical or physical isolations. In order to facilitate the comparison, there are an additional three models created with different structures, as listed in Table 2.

Figure  9.  (Color online) Neighboring IUBD model developed by TCAD tools.
Table  2.  Summary of the studied device models.
DownLoad: CSV  | Show Table

Optical simulations are made by using a finite difference time domain (FDTD) tool to be coupled to TCAD numerical simulations[17]. The information we want to extract from the optical simulations is the optical generation field defined as the photon generation rate of electron/hole pairs in silicon and given by:

$ Gopt=Re(P)hν,

$

(9)

where $\boldsymbol{P}$ is the Poynting vector with the unit of W/m$^{2}$, and $h \nu$ is the photon energy. Then, $G_{\rm opt}$ is injected in the carrier's continuity equations as a generation term for the subsequent simulations.

For the evaluation of the electrical crosstalk rates of the four models, we have made one of the neighboring PPDs (for example PPD1 in Fig. 9) under a monochrome incident beam while the other under darkness. The integration time and the beam intensity are respectively set to 10 $\mu $s and 0.05 W/cm$^{2}$, ensuring the excited electrons can fill the capacity to saturation. The direction of the incident beam is vertical to the silicon surface. Reading the electrical crosstalk rates, we have excited the models with various wavelength simulation conditions. Doing so, the crosstalk charges can be read at the dark pixel just before the saturation of the illuminated pixel.

Figure 10 shows crosstalk rates (the ratio of the number of collected charges in the dark pixel to the number of collected charges in the illuminated pixel when the illuminated PPD just achieves saturation) comparison of the four models and the corresponding crosstalk suppression ratios (the ratio of the decreased crosstalk rate in optimized models to the crosstalk rate in conventional PPD) of the three optimized models. Note that, all the models show extremely low crosstalk rates at wavelengths below 450 nm (blue light), rapid growths at wavelengths between 450 nm and 650 nm (green light) and stability linear growths at wavelengths beyond 650 nm (red light). The reasons can be explained as the following: the absorption depth of the blue wavelength is near the surface of silicon, so the excited electrons can be rapidly collected by the electric field in SCR with little diffusion; as the wavelength increases, the absorption depth also increases, resulting in a large generation of electrons in the EPI layer and a rapid growth of the crosstalk rate; most electrons excited by the red wavelength are probably quickly recombined by the SRH mechanism in the high doping substrate and can rarely contribute to the crosstalk charges, resulting in a gently linear growth of the crosstalk rate. Figure 11 shows the simulation curves of the SRH recombination rate along the $Y$-axis of the model 1, it can be observed that the red wavelength causes a much larger SRH recombination rate than green and blue especially at the tails of the curves. That means the excited electrons by red wavelength illumination can hardly diffuse out from the substrate.

Figure  10.  Crosstalk rates comparison of the four models under various wavelength illuminations and the corresponding crosstalk suppression ratios of the three optimized models.
Figure  11.  Curves of SRH recombination rate along the $y$-axis by a series of wavelength conditions.

As shown in Fig. 10, it can also be observed that clear improvements of crosstalk performance have been achieved gradually by introducing the proposed optimization designs from model 2 to the IUBD at any wavelength. Ultimately for the IUBD architecture, the crosstalk rate has been suppressed by 60%-80% compared to the conventional PPD ahead of the model 2 and model 3 at wavelengths beyond 450 nm. The phenomenon indicates that the introduction of the BN implant can further reduce the electrical crosstalk rate attributed to the SCR expansion.

Figures 12(a) and 12(b) respectively show the electron current density distributions of both the model 1 and the IUBD at the wavelength of 700 nm when the illuminated PPDs achieve 50% saturation. The clear U-shape distribution of the electron current density with the depth of about 2 $\mu $m can be observed in the IUBD, indicating that an electric field introduced by the LP region is successfully created, and electrons dropped in the EPI layer can be drifted back to the upper SCR. The electron current density at point A near the edge of the dark pixel SCR is 0.028 mA/cm$^{2}$ in the IUBD, which shows as more than 20 times lower than 0.66 mA/cm$^{2}$ in the model 1, indicating the electrons dropped in the EPI layer of the IUBD PPD diffuse with more difficultly to the neighboring SCR than that of the conventional one, and the feasibility of the proposed crosstalk suppression design is proved.

Figure  12.  (Color online) Comparison of electron current density distributions in model 1 and IUBD. (a) 0.66 mA/cm$^{2}$ at point A in model 1. (b) 0.028 mA/cm$^{2}$ at point A in IUBD.

Figure 13 shows the comparisons of the four models' FWCs and pinch-off voltages. It can be observed that the FWCs of both model 2 and model 3 have no significant growth compared to model 1, keeping the number of less than 5000e$^{-}$. The pinch-off voltages are also maintained at about 1.2 V. It is proved that there is no influence on the depletion capacity of the ON region by introducing the LP implants. A remarkable growth of FWC happened in the IUBD, the growth rate reaches to 107.5% compared to model 1. However, the growth rate of the pinch-off voltage is only 32.5%, much smaller than that of FWC. It is proved that, by introducing the BN implant, FWC get greatly improved, which is attributed to the increasing of the overall junction capacitance. However, the depletion capacity of the whole N-type region is not out of control thanks to the good design of the junction depth and the concentration of the BN implant.

Figure  13.  FWCs and pinch-off voltages comparisons of the four models.

Figure 14 shows the residual electron densities comparison between the model 1 and the IUBD along the B-B' section marked in Fig. 7 after reading out the operation. It can be observed that, the maximum residual electron density in the conventional PPD drops from 2.05 $\times $ 10$^{16}$ to 2.22 $\times $ 10$^{8}$ cm$^{-3}$ after transferring, indicating that the electrons have been completely transferred out from PPD. Note that the maximum residual electron density in the IUBD PPD after transferring drops to 1.23 $\times $ 10$^{9}$ cm$^{-3}$, which can be compared to the level of model 1. Similarly, a conclusion of completely transferring in the IUBD pixel can be derived. It is proved that the introduction of the BN implant does not make the bottom of the potential well in the PPD be lower than the potential of the TG channel stated in "on", effectively stopping the image lag from happening. As a result, the design of the BN implant achieves FWC enlargement without any image lag issue.

Figure  14.  Residual electron densities comparison between model 1 and the IUBD along the B-B' section marked in Fig. 7 after reading out the operation.

IQE which represents the ratio of the number of photon generated electrons absorbed in the PPD to the total number of incident photons in the silicon substrate is simulated both in the model 1 and the IUBD. The incident wavelength ranges from 400 to 850 nm with steps of 50 nm.

Figure 15 shows the IQE improvement comparing the IUBD with model 1. Note that clear improvement of the IQE can be observed in the IUBD at the wavelengths between 400 and 600 nm (approximately blue or green light), especially at 450 nm, the improvement rate can reach to 8.63%. It is indicated that the SCR expansion induced by the introduction of the BN region plays a remarkable role for the absorption of the electrons excited in this wavelength range. However, IQE at the wavelength beyond 600 nm does not increase as much as the blue or green wavelength since the electrons excited by the deep-penetrating photons have been quickly recombined by the SRH mechanism in the substrate as the theory analyzed previously, and can hardly be absorbed by photosensitive SCR.

Figure  15.  Internal quantum efficiency improvement comparison between the model 1 and the IUBD.

The multiple high energy doping implants introduced in the IUBD design may cause a number of extra lattice defects in bulk silicon, especially the surface[16], even after successive multi-step annealing flows. The inherent surface P+ implant of the conventional PPD process followed by all the IUBD implants can effectively suppress the dark current originated from the surface defects. Even though there is still a dark current originating from the deep defects in the EPI or the substrate, we can adopt a widely used technique to eliminate the residue dark current portion by fabricating a number of dark pixels in the peripheral of the effective pixel array with an identical fabricating process[18]. By subtracting the dark signal reference produced in the dark pixels from the read-out signal with the subsequent digital signal processor (DSP), the dark current can be eliminated.

According to the simulation results, a comparison of the characteristics between the conventional and the IUBD design of PPD is listed in Table 3. Note that the wavelengths we choose for the comparisons of crosstalk rate and IQE are respectively from 550 to 750 nm with steps of 100 nm and from 450 to 650 nm with steps of 100 nm, since optimization of performances by the IUBD design can typically be reflected in these wavelength ranges.

Table  3.  Comparison of the conventional and IUBD design.
DownLoad: CSV  | Show Table

The proposed design is representatively compared in Table 4 with the most prevalent DTI technology, which has been demonstrated as one of the best crosstalk suppressors due to its perfect barrier property compared to other technologies[7-9]. As it can be seen in the table, the crosstalk rate suppression of the IUBD is greatly larger than the DTI design at the typical wavelength of 620 nm under both the conditions of the DTI depth increased by 30% or 50%. There is no FWC improvement in the DTI design since there is no modification in the side wall or bottom junction capacitances. The QE can be improved in both designs approximately by similar levels. So the superiority of the proposed design is exhibited.

Table  4.  Comparison of the proposed IUBD and DTI design.
DownLoad: CSV  | Show Table

In this work, we have proposed the design of an inverse U-shape buried doping PPD architecture for electrical crosstalk suppression and performance optimization in CMOS image sensors without any extra fill factor consumption. The photoelectric characteristics of the novel architecture are carefully studied. The purposes of the design are demonstrated by FDTD simulation results, indicating that the electrical crosstalk rate between the neighboring pixels is substantially reduced in a specific range of the green or red spectrum. Other major photoelectric performances such as IQE and FWC are clearly improved by different levels. Furthermore, the image lag performance can be sustained to a perfect low level, as in the conventional design. The comparison with the relevant reference shows the superiority of the proposed design. This IUBD architecture is expected to improve the photoelectric performances of modern ultra high resolution image sensors.



[1]
Shoushun C, Boussaid F, Bermak A, et al. Robust intermediate readout for deep submicron technology CMOS image sensors. IEEE Sensors J, 2008, 8(3):286 doi: 10.1109/JSEN.2007.912783
[2]
Han Liqiang, Yao Suying, Xu Jiangtao, et al. Analysis of incomplete charge transfer effects in a CMOS image sensor. Journal of Semiconductors, 2013, 34(5):054009 doi: 10.1088/1674-4926/34/5/054009
[3]
Li Yiqiang, Li Binqiao, Xu Jiangtao, et al. Charge transfer efficiency improvement of a 4-T pixel by the optimization of electrical potential distribution under the transfer gate. Journal of Semiconductors, 2012, 33(12):124004 doi: 10.1088/1674-4926/33/12/124004
[4]
Zhang Fudi, Zhang Jianqing, Yang Cui, et al. Performance simulation and architecture optimization for CMOs image sensor pixels scaling down to 1.0μm. IEEE Trans Electron Devices, 2010, 57(4):788 doi: 10.1109/TED.2010.2041858
[5]
Tsunlai H, Chen Y C. P-sub guard ring design and modeling for the purpose of substrate noise isolation in the SOC era. IEEE Electron Device Lett, 2005, 26(9):693 doi: 10.1109/LED.2005.854351
[6]
Tseng C H, Wuu S G. Crosstalk improvement technology applicable to 0.14μm CMOS image sensor. IEDM Technical Digest, 2004:997 http://ieeeexplore.com/xpl/articleDetails.jsp?tp=&arnumber=1419356&searchWithin%3Dp_Authors%3A.QT.Shu+Wang.QT.%26pageNumber%3D3%26rowsPerPage%3D75
[7]
Park B J, Jung J, Moon C R, et al. Deep trench isolation for crosstalk suppression in active pixel sensors with 1.7μm pixel pitch. Jpn J Appl Phys, 2007, 46:2454 doi: 10.1143/JJAP.46.2454
[8]
Tournier A, Leverd F, Favennec L, et al. Pixel-to-pixel isolation by deep trenchtechnology:application to CMOS image sensor. Proceedings of International Image Sensor Workshop (ⅡSW), 2011:R5 https://www.mendeley.com/research-papers/pixeltopixel-isolation-deep-trench-technology-application-cmos-image-sensor/
[9]
Michelot J, Roy F, Prima J, et al. Back illuminated vertically pinned photodiode with in depth charge storage. Proceedings of International Image Sensor Workshop (ⅡSW), 2011:R9 http://www.imagesensors.org/Past%20Workshops/2011%20Workshop/2011%20Papers/R09_Michelot_VerticalPPD.pdf
[10]
Adam G. Investigation of 4T CMOS image sensor design and the effects of radiation damage. PhM Dissertation, University of Surrey, UK, 2010
[11]
Puliyankot V, Hueting R J. One-dimensional physical model to predict the internal quantum efficiency of Si-based LEDs. IEEE Trans Electron Devices, 2012, 59(1):26 doi: 10.1109/TED.2011.2170992
[12]
Liu Enke, Zhu Bingsheng, Luo Jinsheng. Semiconductor physics. Beijing:Publishing House of Electronics Industry, 2008(in Chinese)
[13]
Gunn J B. On carrier accumulation, and the properties of certain semiconductor junctions. Int J Electron, 1958, 4(1):17 doi: 10.1080/00207215808953823?journalCode=tetn19
[14]
Cao Chen, Zhang Bing, Wu Longsheng, et al. Pinch-off voltage modeling for CMOS image pixels with a pinned photodiode structure. Journal of Semiconductors, 2014, 35(7):074012 doi: 10.1088/1674-4926/35/7/074012
[15]
Zeng Huiming, Wei Tingcun, Zheng Ran, et al. Modeling of pinned photodiode for CMOS image sensor. IEEE International Conference on Signal Processing, Communications and Computing (ICSPCC), 2011:1 http://ieeexplore.ieee.org/document/6061574/
[16]
Xiao Hong. Introduction to semiconductor manufacturing technology. Beijing:Publishing House of Electronics Industry, 2013(in Chinese)
[17]
[18]
Sun Yu, Zhang Ping, Xu Jiangtao, et al. Full well capacity and quantum efficiency optimization for small size backside illuminated CMOS image pixels with a new photodiode structure. Journal of Semiconductors, 2012, 33(12):124006 doi: 10.1088/1674-4926/33/12/124006
Fig. 1.  Illustration of a 4T pixel with a PPD structure. (a) 4T pixel circuit schematic. (b) Electrical crosstalk mechanism between neighboring PPDs.

Fig. 2.  Illustration of the proposed IUBD PPD architecture. (a) Two-step LP implants for creating the electric field $E_{\rm HL}$ in order to drift back the excess electrons dropped in the EPI layer. (b) Buried N-type BN implant for FWC and IQE enhancement.

Fig. 3.  Illustration of potential changes in the charge transfer path from PPD to FD as $V_{\rm pinned}$ increases and residual electrons can be caused.

Fig. 4.  "Peak" LP doping concentration versus the implant dose increasing.

Fig. 5.  Illustration of the mask open areas for IUBD implants.

Fig. 6.  Layout of the proposed IUBD PPD pixel.

Fig. 7.  (Color online) IUBD PPD model simulated by TCAD tools.

Fig. 8.  The doping concentrations comparisons between conventional and IUBD PPD at (a) AA' cross section and (b) BB' cross section.

Fig. 9.  (Color online) Neighboring IUBD model developed by TCAD tools.

Fig. 10.  Crosstalk rates comparison of the four models under various wavelength illuminations and the corresponding crosstalk suppression ratios of the three optimized models.

Fig. 11.  Curves of SRH recombination rate along the $y$-axis by a series of wavelength conditions.

Fig. 12.  (Color online) Comparison of electron current density distributions in model 1 and IUBD. (a) 0.66 mA/cm$^{2}$ at point A in model 1. (b) 0.028 mA/cm$^{2}$ at point A in IUBD.

Fig. 13.  FWCs and pinch-off voltages comparisons of the four models.

Fig. 14.  Residual electron densities comparison between model 1 and the IUBD along the B-B' section marked in Fig. 7 after reading out the operation.

Fig. 15.  Internal quantum efficiency improvement comparison between the model 1 and the IUBD.

Table 1.   Technology flow and process parameters for IUBD architecture implementation.

Table 2.   Summary of the studied device models.

Table 3.   Comparison of the conventional and IUBD design.

Table 4.   Comparison of the proposed IUBD and DTI design.

[1]
Shoushun C, Boussaid F, Bermak A, et al. Robust intermediate readout for deep submicron technology CMOS image sensors. IEEE Sensors J, 2008, 8(3):286 doi: 10.1109/JSEN.2007.912783
[2]
Han Liqiang, Yao Suying, Xu Jiangtao, et al. Analysis of incomplete charge transfer effects in a CMOS image sensor. Journal of Semiconductors, 2013, 34(5):054009 doi: 10.1088/1674-4926/34/5/054009
[3]
Li Yiqiang, Li Binqiao, Xu Jiangtao, et al. Charge transfer efficiency improvement of a 4-T pixel by the optimization of electrical potential distribution under the transfer gate. Journal of Semiconductors, 2012, 33(12):124004 doi: 10.1088/1674-4926/33/12/124004
[4]
Zhang Fudi, Zhang Jianqing, Yang Cui, et al. Performance simulation and architecture optimization for CMOs image sensor pixels scaling down to 1.0μm. IEEE Trans Electron Devices, 2010, 57(4):788 doi: 10.1109/TED.2010.2041858
[5]
Tsunlai H, Chen Y C. P-sub guard ring design and modeling for the purpose of substrate noise isolation in the SOC era. IEEE Electron Device Lett, 2005, 26(9):693 doi: 10.1109/LED.2005.854351
[6]
Tseng C H, Wuu S G. Crosstalk improvement technology applicable to 0.14μm CMOS image sensor. IEDM Technical Digest, 2004:997 http://ieeeexplore.com/xpl/articleDetails.jsp?tp=&arnumber=1419356&searchWithin%3Dp_Authors%3A.QT.Shu+Wang.QT.%26pageNumber%3D3%26rowsPerPage%3D75
[7]
Park B J, Jung J, Moon C R, et al. Deep trench isolation for crosstalk suppression in active pixel sensors with 1.7μm pixel pitch. Jpn J Appl Phys, 2007, 46:2454 doi: 10.1143/JJAP.46.2454
[8]
Tournier A, Leverd F, Favennec L, et al. Pixel-to-pixel isolation by deep trenchtechnology:application to CMOS image sensor. Proceedings of International Image Sensor Workshop (ⅡSW), 2011:R5 https://www.mendeley.com/research-papers/pixeltopixel-isolation-deep-trench-technology-application-cmos-image-sensor/
[9]
Michelot J, Roy F, Prima J, et al. Back illuminated vertically pinned photodiode with in depth charge storage. Proceedings of International Image Sensor Workshop (ⅡSW), 2011:R9 http://www.imagesensors.org/Past%20Workshops/2011%20Workshop/2011%20Papers/R09_Michelot_VerticalPPD.pdf
[10]
Adam G. Investigation of 4T CMOS image sensor design and the effects of radiation damage. PhM Dissertation, University of Surrey, UK, 2010
[11]
Puliyankot V, Hueting R J. One-dimensional physical model to predict the internal quantum efficiency of Si-based LEDs. IEEE Trans Electron Devices, 2012, 59(1):26 doi: 10.1109/TED.2011.2170992
[12]
Liu Enke, Zhu Bingsheng, Luo Jinsheng. Semiconductor physics. Beijing:Publishing House of Electronics Industry, 2008(in Chinese)
[13]
Gunn J B. On carrier accumulation, and the properties of certain semiconductor junctions. Int J Electron, 1958, 4(1):17 doi: 10.1080/00207215808953823?journalCode=tetn19
[14]
Cao Chen, Zhang Bing, Wu Longsheng, et al. Pinch-off voltage modeling for CMOS image pixels with a pinned photodiode structure. Journal of Semiconductors, 2014, 35(7):074012 doi: 10.1088/1674-4926/35/7/074012
[15]
Zeng Huiming, Wei Tingcun, Zheng Ran, et al. Modeling of pinned photodiode for CMOS image sensor. IEEE International Conference on Signal Processing, Communications and Computing (ICSPCC), 2011:1 http://ieeexplore.ieee.org/document/6061574/
[16]
Xiao Hong. Introduction to semiconductor manufacturing technology. Beijing:Publishing House of Electronics Industry, 2013(in Chinese)
[17]
[18]
Sun Yu, Zhang Ping, Xu Jiangtao, et al. Full well capacity and quantum efficiency optimization for small size backside illuminated CMOS image pixels with a new photodiode structure. Journal of Semiconductors, 2012, 33(12):124006 doi: 10.1088/1674-4926/33/12/124006
1

A low-power high-quality CMOS image sensor using 1.5 V 4T pinned photodiode and dual-CDS column-parallel single-slope ADC

Wenjing Xu, Jie Chen, Zhangqu Kuang, Li Zhou, Ming Chen, et al.

Journal of Semiconductors, 2022, 43(8): 082401. doi: 10.1088/1674-4926/43/8/082401

2

Analysis of morphological, structural and electrical properties of annealed TiO2 nanowires deposited by GLAD technique

B. Shougaijam, R. Swain, C. Ngangbam, T.R. Lenka

Journal of Semiconductors, 2017, 38(5): 053001. doi: 10.1088/1674-4926/38/5/053001

3

Influences of ICP etching damages on the electronic properties of metal field plate 4H-SiC Schottky diodes

Hui Wang, Yingxi Niu, Fei Yang, Yong Cai, Zehong Zhang, et al.

Journal of Semiconductors, 2015, 36(10): 104006. doi: 10.1088/1674-4926/36/10/104006

4

Effects of interface trap density on the electrical performance of amorphous InSnZnO thin-film transistor

Yongye Liang, Kyungsoo Jang, S. Velumani, Cam Phu Thi Nguyen, Junsin Yi, et al.

Journal of Semiconductors, 2015, 36(2): 024007. doi: 10.1088/1674-4926/36/2/024007

5

A reconfigurable 256 × 256 image sensor controller that is compatible for depth measurement

Zhe Chen, Shan Di, Cong Shi, Liyuan Liu, Nanjian Wu, et al.

Journal of Semiconductors, 2014, 35(10): 105007. doi: 10.1088/1674-4926/35/10/105007

6

Pinch-off voltage modeling for CMOS image pixels with a pinned photodiode structure

Chen Cao, Bing Zhang, Longsheng Wu, Xin Li, Junfeng Wang, et al.

Journal of Semiconductors, 2014, 35(7): 074012. doi: 10.1088/1674-4926/35/7/074012

7

Structural, morphological, dielectrical and magnetic properties of Mn substituted cobalt ferrite

S. P. Yadav, S. S. Shinde, A. A. Kadam, K. Y. Rajpure

Journal of Semiconductors, 2013, 34(9): 093002. doi: 10.1088/1674-4926/34/9/093002

8

Analysis of incomplete charge transfer effects in a CMOS image sensor

Liqiang Han, Suying Yao, Jiangtao Xu, Chao Xu, Zhiyuan Gao, et al.

Journal of Semiconductors, 2013, 34(5): 054009. doi: 10.1088/1674-4926/34/5/054009

9

Electrical characterization of the organic semiconductor Ag/CuPc/Au Schottky diode

Mutabar Shah, M. H. Sayyad, Kh. S. Karimov

Journal of Semiconductors, 2011, 32(4): 044001. doi: 10.1088/1674-4926/32/4/044001

10

Reset noise reduction through column-level feedback reset in CMOS image sensors

Li Binqiao, Xu Jiangtao, Xie Shuang, Sun Zhongyan

Journal of Semiconductors, 2011, 32(2): 025012. doi: 10.1088/1674-4926/32/2/025012

11

Photoelectric conversion characteristics of ZnO/SiC/Si heterojunctions

Wu Xiaopeng, Chen Xiaoqing, Sun Lijie, Mao Shun, Fu Zhuxi, et al.

Journal of Semiconductors, 2010, 31(10): 103002. doi: 10.1088/1674-4926/31/10/103002

12

Two-dimensional pixel image lag simulation and optimization in a 4-T CMOS image sensor

Yu Junting, Li Binqiao, Yu Pingping, Xu Jiangtao, Mou Cun, et al.

Journal of Semiconductors, 2010, 31(9): 094011. doi: 10.1088/1674-4926/31/9/094011

13

Wide dynamic range CMOS image sensor with in-pixel double-exposure and synthesis

Li Binqiao, Sun Zhongyan, Xu Jiangtao

Journal of Semiconductors, 2010, 31(5): 055002. doi: 10.1088/1674-4926/31/5/055002

14

Influence of zinc phthalocyanines on photoelectrical properties of hydrogenated amorphous silicon

Zhang Changsha, Zeng Xiangbo, Peng Wenbo, Shi Mingji, Liu Shiyong, et al.

Journal of Semiconductors, 2009, 30(8): 083004. doi: 10.1088/1674-4926/30/8/083004

15

A linear stepping PGA used in CMOS image sensors

Xu Jiangtao, Li Binqiao, Zhao Shibin, Li Hongle, Yao Suying, et al.

Journal of Semiconductors, 2009, 30(2): 025003. doi: 10.1088/1674-4926/30/2/025003

16

A Low-Power-Consumption 9bit 10MS/s Pipeline ADC for CMOS Image Sensors

Zhu Tiancheng, Yao Suying, Li Binqiao

Chinese Journal of Semiconductors , 2007, 28(12): 1924-1929.

17

A New CMOS Image Sensor with a High Fill Factor and the Dynamic Digital Double Sampling Technique

Liu Yu, Wang Guoyu

Chinese Journal of Semiconductors , 2006, 27(2): 313-317.

18

Analysis of PTCDA/ITO Surface and Interface Using X-ray Photoelectron Spectroscopy and Atomic Force Microscopy

Tang Ning, Shen Bo, Wang Maojun, Yang Zhijian, Xu Ke, et al.

Chinese Journal of Semiconductors , 2006, 27(2): 235-238.

19

Analysis of PTCDA/ITO Surface and Interface Using X-ray Photoelectron Spectroscopy and Atomic Force Microscopy

Ou Guping, Song Zhen, Gui Wenming, Zhang Fujia

Chinese Journal of Semiconductors , 2006, 27(2): 229-234.

20

Design,Analysis,and Optimization of a CMOS Active Pixel Sensor

Xu Jiangtao, Yao Suying, Li Binqiao, Shi Zaifeng, Gao Jing, et al.

Chinese Journal of Semiconductors , 2006, 27(9): 1548-1551.

  • Search

    Advanced Search >>

    GET CITATION

    Chen Cao, Bing Zhang, Xin Li, Longsheng Wu, Junfeng Wang. Photoelectric characteristics of an inverse U-shape buried doping design for crosstalk suppression in pinned photodiodes[J]. Journal of Semiconductors, 2014, 35(11): 114009. doi: 10.1088/1674-4926/35/11/114009
    C Cao, B Zhang, X Li, L S Wu, J F Wang. Photoelectric characteristics of an inverse U-shape buried doping design for crosstalk suppression in pinned photodiodes[J]. J. Semicond., 2014, 35(11): 114009. doi: 10.1088/1674-4926/35/11/114009.
    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 2541 Times PDF downloads: 38 Times Cited by: 0 Times

    History

    Received: 26 April 2014 Revised: 04 June 2014 Online: Published: 01 November 2014

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Chen Cao, Bing Zhang, Xin Li, Longsheng Wu, Junfeng Wang. Photoelectric characteristics of an inverse U-shape buried doping design for crosstalk suppression in pinned photodiodes[J]. Journal of Semiconductors, 2014, 35(11): 114009. doi: 10.1088/1674-4926/35/11/114009 ****C Cao, B Zhang, X Li, L S Wu, J F Wang. Photoelectric characteristics of an inverse U-shape buried doping design for crosstalk suppression in pinned photodiodes[J]. J. Semicond., 2014, 35(11): 114009. doi: 10.1088/1674-4926/35/11/114009.
      Citation:
      Chen Cao, Bing Zhang, Xin Li, Longsheng Wu, Junfeng Wang. Photoelectric characteristics of an inverse U-shape buried doping design for crosstalk suppression in pinned photodiodes[J]. Journal of Semiconductors, 2014, 35(11): 114009. doi: 10.1088/1674-4926/35/11/114009 ****
      C Cao, B Zhang, X Li, L S Wu, J F Wang. Photoelectric characteristics of an inverse U-shape buried doping design for crosstalk suppression in pinned photodiodes[J]. J. Semicond., 2014, 35(11): 114009. doi: 10.1088/1674-4926/35/11/114009.

      Photoelectric characteristics of an inverse U-shape buried doping design for crosstalk suppression in pinned photodiodes

      DOI: 10.1088/1674-4926/35/11/114009
      Funds:

      the National Defense Pre-Research Foundation of China 51311050301095

      Project supported by the National Defense Pre-Research Foundation of China (No. 51311050301095)

      More Information
      • Corresponding author: Cao Chen, Email:intercaochen@163.com
      • Received Date: 2014-04-26
      • Revised Date: 2014-06-04
      • Published Date: 2014-11-01

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return