J. Semicond. > 2015, Volume 36 > Issue 8 > 084001
|

SEMICONDUCTOR DEVICES

Impact of parameter fluctuations on RF stability performance of DG tunnel FET

K Sivasankaran and P S Mallick

+ Author Affiliations

 Corresponding author: K Sivasankaran, Email: ksivasankaran@vit.ac.in; P S Mallick, Email: psmallick@vit.ac.in

DOI: 10.1088/1674-4926/36/8/084001

PDF

Abstract: This paper presents the impact of parameter fluctuation due to process variation on radio frequency (RF) stability performance of double gate tunnel FET (DG TFET). The influence of parameter fluctuation due to process variation leads to DG TFET performance degradation. The RF figures of merit (FoM) such as cut-off frequency (ft), maximum oscillation frequency (fmax) along with stability factor for different silicon body thickness, gate oxide thickness and gate contact alignment are obtained from extracted device parameters through numerical simulation. The impact of parameter fluctuation of silicon body thickness, gate oxide thickness and gate contact alignment was found significant and the result provides design guidelines of DG TFET for RF applications.

Key words: DG tunnel FET, radio frequency, stability factor, numerical simulation



[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[9]
[10]
[11]
[12]
[13]
[14]
[15]
[16]
[17]
Fig. 1.  Schematic structure of DG TFET.

DownLoad: Full-Size Img PowerPoint
Fig. 2.  Id-Vg characteristics of DG tunnel FET.

DownLoad: Full-Size Img PowerPoint
Fig. 3.  Extracted ft and fmax as a function of Vgs for Vds=1 V.

DownLoad: Full-Size Img PowerPoint
Fig. 4.  Extracted stability factor as a function of frequency

DownLoad: Full-Size Img PowerPoint
Fig. 5.  Impact of silicon body thickness variation on ft and fmax.

DownLoad: Full-Size Img PowerPoint
Fig. 6.  Impact of silicon body thickness variation on fk.

DownLoad: Full-Size Img PowerPoint
Fig. 7.  Impact of gate oxide thickness variation on ft and fmax.

DownLoad: Full-Size Img PowerPoint
Fig. 8.  Impact of gate oxide thickness variation on fk.

DownLoad: Full-Size Img PowerPoint
Fig. 9.  (a) Overlap and (b) underlap gate contact alignment.

DownLoad: Full-Size Img PowerPoint
Fig. 10.  Impact of gate contact alignment variation on ft and fmax.

DownLoad: Full-Size Img PowerPoint
Fig. 11.  Impact of gate contact alignment variation on fk.

DownLoad: Full-Size Img PowerPoint
Fig. 12.  Stability factor as a function of frequency for different channel length.

DownLoad: Full-Size Img PowerPoint
[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[9]
[10]
[11]
[12]
[13]
[14]
[15]
[16]
[17]

    • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 2583 Times PDF downloads: 17 Times Cited by: 0 Times

    History

    Received: 25 August 2014 Revised: Online: Published: 01 August 2015

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Send
      Article Navigation >  Journal of Semiconductors  > 2015  >  36(8): 084001
      K Sivasankaran, P S Mallick. Impact of parameter fluctuations on RF stability performance of DG tunnel FET[J]. Journal of Semiconductors, 2015, 36(8): 084001. doi: 10.1088/1674-4926/36/8/084001 ****K Sivasankaran, P S Mallick. Impact of parameter fluctuations on RF stability performance of DG tunnel FET[J]. J. Semicond., 2015, 36(8): 084001. doi: 10.1088/1674-4926/36/8/084001.
      Citation:
      K Sivasankaran, P S Mallick. Impact of parameter fluctuations on RF stability performance of DG tunnel FET[J]. Journal of Semiconductors, 2015, 36(8): 084001. doi: 10.1088/1674-4926/36/8/084001 ****
      K Sivasankaran, P S Mallick. Impact of parameter fluctuations on RF stability performance of DG tunnel FET[J]. J. Semicond., 2015, 36(8): 084001. doi: 10.1088/1674-4926/36/8/084001.
      shu

      Impact of parameter fluctuations on RF stability performance of DG tunnel FET

      DOI: 10.1088/1674-4926/36/8/084001

      • School of Electronics Engineering, VIT University, Vellore, Tamilnadu, India

      Funds:

      More Information
      • Corresponding author: Email: ksivasankaran@vit.ac.in; Email: psmallick@vit.ac.in
      • Received Date: 2014-08-25
      • Accepted Date: 2015-03-13
      • Published Date: 2015-01-25

      Catalog

        Journal of Semiconductors © 2017 All Rights Reserved   京ICP备05085259号-2

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return