J. Semicond. > 2016, Volume 37 > Issue 2 > 025002
|

SEMICONDUCTOR INTEGRATED CIRCUITS

Design and implementation of IEEE 802.11ac MAC controller in 65 nm CMOS process

Peng Cheng, Bin Wu and Yong Hei

+ Author Affiliations

 Corresponding author: Cheng Peng, Email:zxnmsk@126.com

DOI: 10.1088/1674-4926/37/2/025002

PDF

Abstract: An IEEE-802.11ac-1*1 wireless LAN system-on-a-chip (SoC) that integrates an analog front end, a digital base-band processor and a media access controller has been implemented in 65 nm CMOS technology. It can provide significantly increased throughput, high efficiency rate selection, and fully backward compatibility with the existing 802.11a/n WLAN protocols. Especially the measured maximum throughput of UDP traffic can be up to 267 Mbps.

Key words: SoC, 802.11ac, MAC, rate selection



[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
Fig. 1.  Construction of A-MSDU/A-MPDU architecture.

DownLoad: Full-Size Img PowerPoint
Fig. 2.  5-layer TCP/IP protocol mapping

DownLoad: Full-Size Img PowerPoint
Fig. 3.  Low MAC architecture

DownLoad: Full-Size Img PowerPoint
Fig. 4.  Interaction of hardware and software.

DownLoad: Full-Size Img PowerPoint
Fig. 5.  Aggregation implement

DownLoad: Full-Size Img PowerPoint
Fig. 6.  F-RBAR algorithm architecture.

DownLoad: Full-Size Img PowerPoint
Fig. 7.  Modelsim simulation result

DownLoad: Full-Size Img PowerPoint
Fig. 8.  FPGA phototype

DownLoad: Full-Size Img PowerPoint
Fig. 9.  802.11a/n/ac chip layout

DownLoad: Full-Size Img PowerPoint
Fig. 10.  Throughput verify system.

DownLoad: Full-Size Img PowerPoint
Fig. 11.  Throughput without aggregation

DownLoad: Full-Size Img PowerPoint
Fig. 12.  Throughput with AMSDU/AMPDU

DownLoad: Full-Size Img PowerPoint
Fig. 13.  Rate adaption test system

DownLoad: Full-Size Img PowerPoint
Fig. 14.  Throughput of rate algorithm.

DownLoad: Full-Size Img PowerPoint

Table 1.   RTS/CTS Scramble field format.

DownLoad: CSV
[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]

    • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 3497 Times PDF downloads: 30 Times Cited by: 0 Times

    History

    Received: 09 June 2015 Revised: Online: Published: 01 February 2016

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Send
      Article Navigation >  Journal of Semiconductors  > 2016  >  37(2): 025002
      Peng Cheng, Bin Wu, Yong Hei. Design and implementation of IEEE 802.11ac MAC controller in 65 nm CMOS process[J]. Journal of Semiconductors, 2016, 37(2): 025002. doi: 10.1088/1674-4926/37/2/025002 ****P Cheng, B Wu, Y Hei. Design and implementation of IEEE 802.11ac MAC controller in 65 nm CMOS process[J]. J. Semicond., 2016, 37(2): 025002. doi: 10.1088/1674-4926/37/2/025002.
      Citation:
      Peng Cheng, Bin Wu, Yong Hei. Design and implementation of IEEE 802.11ac MAC controller in 65 nm CMOS process[J]. Journal of Semiconductors, 2016, 37(2): 025002. doi: 10.1088/1674-4926/37/2/025002 ****
      P Cheng, B Wu, Y Hei. Design and implementation of IEEE 802.11ac MAC controller in 65 nm CMOS process[J]. J. Semicond., 2016, 37(2): 025002. doi: 10.1088/1674-4926/37/2/025002.
      shu

      Design and implementation of IEEE 802.11ac MAC controller in 65 nm CMOS process

      DOI: 10.1088/1674-4926/37/2/025002

      • Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China

      Funds:

      Project supported by the National Great Specific Project of China (No. 2012ZX03004004_001).

      More Information
      • Corresponding author: Cheng Peng, Email:zxnmsk@126.com
      • Received Date: 2015-06-09
      • Accepted Date: 2015-08-18
      • Published Date: 2016-01-25

      Catalog

        Journal of Semiconductors © 2017 All Rights Reserved   京ICP备05085259号-2

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return