
CONTENTS
Abstract:
The non adiabatic loss in energy recovery circuit is proportional to CLΔV2. Two methods are presented to lower the two factors of CL and ΔV. High efficient energy recovery logic (HEERL) circuit utilizes bootstrap effect to decrease node residential voltage ΔV. Improved energy recovery logic (IERL) adds extra recovery path to improve the recovery efficiency. At the same time the control node has CAΔV2 non adiabatic loss, but the total circuit power is saved. Compared with other energy recovery circuits, the two circuits presented show more than 50% power saving with only small area loss.
Key words: energy recovery, low power, adiabatic computation, CMOS circuit
1 |
A low-power low-voltage slew-rate enhancement circuit for two-stage operational amplifiers Shu Chen, Xu Jun, Ye Fan, Ren Junyan Journal of Semiconductors, 2012, 33(9): 095007. doi: 10.1088/1674-4926/33/9/095007 |
2 |
A low-power high-speed driving circuit for spatial light modulators Zhu Minghao, Zhu Congyi, Li Wenjiang, Zhang Yaohui Journal of Semiconductors, 2012, 33(2): 025013. doi: 10.1088/1674-4926/33/2/025013 |
3 |
Study of radiation-induced leakage current between adjacent devices in a CMOS integrated circuit Ding Lili, Guo Hongxia, Chen Wei, Fan Ruyu Journal of Semiconductors, 2012, 33(6): 064006. doi: 10.1088/1674-4926/33/6/064006 |
4 |
Design and realization of an ultra-low-power low-phase-noise CMOS LC-VCO Wu Xiushan, Wang Zhigong, Li Zhiqun, Xia Jun, Li Qing, et al. Journal of Semiconductors, 2010, 31(8): 085007. doi: 10.1088/1674-4926/31/8/085007 |
5 |
A 10-bit low power SAR A/D converter based on 90 nm CMOS Tong Xingyuan, Yang Yintang, Zhu Zhangming, Xiao Yan, Chen Jianming, et al. Journal of Semiconductors, 2009, 30(10): 105008. doi: 10.1088/1674-4926/30/10/105008 |
6 |
Design of Low Power and High Performance Explicit-Pulsed Flip-Flops Zhang Xiaoyang, Jia Song, Wang Yuan, Zhang Ganggang Journal of Semiconductors, 2008, 29(10): 2064-2068. |
7 |
Yuan Quan, Yang Haigang, Dong Fangyuan, Zhong Lungui Journal of Semiconductors, 2008, 29(4): 794-799. |
8 |
A Low Power Dissipation Wide-Band CMOS Frequency Synthesizer for a Dual-Band GPS Receiver Jia Hailong, Ren Tong, Lin Min, Chen Fangxiong, Shi Yin, et al. Journal of Semiconductors, 2008, 29(10): 1968-1973. |
9 |
A High-Performance,Low-Power ΣΔ Modulator for Digital Audio Applications Ma Shaoyu, Han Yan, Huang Xiaowei, Yang Liwu Journal of Semiconductors, 2008, 29(10): 2050-2056. |
10 |
A 0.18μm Transmitter and Receiver with High Speed and Low Power Zhang Feng, Feng Wei, Cui Hao, Yang Yi, Huang Lingyi, et al. Journal of Semiconductors, 2008, 29(5): 836-840. |
11 |
A Low-Voltage,Low-Power CMOS High Dynamic Range dB-Linear VGA for Super Heterodyne Receivers Dong Qiao, Geng Li, Shao Zhibiao Chinese Journal of Semiconductors , 2007, 28(11): 1690-1695. |
12 |
A Low Voltage Low Power CMOS 5Gb/s Transceiver Sun Yehui, Jiang Lixin, Qin Shicai Chinese Journal of Semiconductors , 2007, 28(8): 1283-1288. |
13 |
Low-Power CMOS IC for Function Electrical Stimulation of Nerves Li Wenyuan, Wang Zhigong, 张震宇 Chinese Journal of Semiconductors , 2007, 28(3): 393-397. |
14 |
Quasi-Static Energy Recovery Logic with Single Power-Clock Supply Li Shun, Zhou Feng, Chen Chunhong, Chen Hua, Wu Yipin, et al. Chinese Journal of Semiconductors , 2007, 28(11): 1729-1734. |
15 |
Guo Baozeng, Gong Na, Wang Jinhui Chinese Journal of Semiconductors , 2006, 27(5): 804-811. |
16 |
Chinese Journal of Semiconductors , 2005, 26(10): 2028-2031. |
17 |
Chinese Journal of Semiconductors , 2005, 26(7): 1334-1339. |
18 |
Chinese Journal of Semiconductors , 2004, 25(11): 1403-1408. |
19 |
Chinese Journal of Semiconductors , 2004, 25(11): 1515-1520. |
20 |
Chinese Journal of Semiconductors , 2003, 24(4): 421-426. |
Article views: 2117 Times PDF downloads: 1 Times Cited by: 0 Times
Received: 12 December 2001 Revised: Online: Published: 01 September 2002
Citation: |
DAI Hong-yu, ZHANG Sheng, ZHOU Run-de. Power Optimization Methods of Energy Recovery Circuits[J]. Journal of Semiconductors, 2002, 23(9): 996-1000.
****
DAI Hong-yu, ZHANG Sheng, ZHOU Run-de, Power Optimization Methods of Energy Recovery Circuits[J]. Journal of Semiconductors, 2002, 23(9), 996-1000
|
The non adiabatic loss in energy recovery circuit is proportional to CLΔV2. Two methods are presented to lower the two factors of CL and ΔV. High efficient energy recovery logic (HEERL) circuit utilizes bootstrap effect to decrease node residential voltage ΔV. Improved energy recovery logic (IERL) adds extra recovery path to improve the recovery efficiency. At the same time the control node has CAΔV2 non adiabatic loss, but the total circuit power is saved. Compared with other energy recovery circuits, the two circuits presented show more than 50% power saving with only small area loss.
Journal of Semiconductors © 2017 All Rights Reserved 京ICP备05085259号-2