A New Cochlear Prosthetic System with an Implanted DSP

Mai Songping; Zhang Chun; Chao Jun; Wang Zhihua

J. Semicond. > 2008, Volume 29 > Issue 9 > 1745-1752

PAPERS

A New Cochlear Prosthetic System with an Implanted DSP

Mai Songping, Zhang Chun, Chao Jun and Wang Zhihua

+ Author Affiliations

Abstract: This paper proposes a cochlear prosthetic system with an implanted digital signal processor (DSP).This system transmits voice-band signals with a low data rate through the wireless link,free of the data-rate limitation and suitable for future development.By optimizing the speech processing algorithm and the DSP hardware design,the implanted DSP manages to execute the continuous interleaved sampling (CIS) algorithm at a clock frequency of 3MHz and a power consumption of only 1.91mW.With an analytic power-transmission efficiency of the wireless inductive link (40%),the power overhead caused by the implanted DSP is derived as 2.87mW,which is trivial when compared with the power consumption of existing cochlear prosthetic systems (tens of milliwatts).With the DSP implanted,this new system can be easily developed into a fully implanted cochlear prosthesis.

Key words: cochlear prosthesis, low power, algorithm optimization, digital signal processor, power-transmission efficiency

1	A monolithic integrated low-voltage deep brain stimulator with wireless power and data transmission Zhang Zhang, Ye Tan, Jianmin Zeng, Xu Han, Xin Cheng, et al. Journal of Semiconductors, 2016, 37(9): 095003. doi: 10.1088/1674-4926/37/9/095003
2	A low-power high-performance configurable auto-gain control loop for a digital hearing aid SoC Chengying Chen, Hainan Liu, Yong Hei, Jun Fan, Xiaoyu Hu, et al. Journal of Semiconductors, 2013, 34(10): 105011. doi: 10.1088/1674-4926/34/10/105011
3	A 5 Gb/s low power current-mode transmitter with pre-emphasis for serial links Junsheng Lü, Hao Ju, Mao Ye, Feng Zhang, Jianzhong Zhao, et al. Journal of Semiconductors, 2013, 34(7): 075002. doi: 10.1088/1674-4926/34/7/075002
4	Low power digitally controlled oscillator designs with a novel 3-transistor XNOR gate Manoj Kumar, Sandeep K. Arya, Sujata Pandey Journal of Semiconductors, 2012, 33(3): 035001. doi: 10.1088/1674-4926/33/3/035001
5	Low-power variable frequency PFC converters Li Yani, Yang Yintang, Zhu Zhangming Journal of Semiconductors, 2010, 31(1): 015008. doi: 10.1088/1674-4926/31/1/015008
6	A 0.18 μm CMOS dual-band low power low noise amplifier for a global navigation satellite system Li Bing, Zhuang Yiqi, Li Zhenrong, Jin Gang Journal of Semiconductors, 2010, 31(12): 125001. doi: 10.1088/1674-4926/31/12/125001
7	A low power 3.125 Gbps CMOS analog equalizer for serial links Ju Hao, Zhou Yumei, Jiao Yishu Journal of Semiconductors, 2010, 31(11): 115003. doi: 10.1088/1674-4926/31/11/115003
8	Design and implementation of a low-pass filter for microsensor signal processing Wang Zhuping, Zhong Shun'an, Ding Yingtao, Wang Xiaoqing Journal of Semiconductors, 2010, 31(12): 125002. doi: 10.1088/1674-4926/31/12/125002
9	A low power automatic gain control loop for a receiver Li Guofeng, Geng Zhiqing, Wu Nanjian Journal of Semiconductors, 2010, 31(9): 095009. doi: 10.1088/1674-4926/31/9/095009
10	A low-power and low-phase-noise LC digitally controlled oscillator featuring a novel capacitor bank Tian Huanhuan, Li Zhiqiang, Chen Pufeng, Wu Rufei, Zhang Haiying, et al. Journal of Semiconductors, 2010, 31(12): 125003. doi: 10.1088/1674-4926/31/12/125003
11	Design and verification of a 10-bit 1.2-V 100-MSPS D/A IP core based on a 0.13-μm low power CMOS process Xu Bulu, Shao Bowen, Lin Xia, Yi Wei, Liu Yun, et al. Journal of Semiconductors, 2010, 31(9): 095007. doi: 10.1088/1674-4926/31/9/095007
12	A high-performance, low-power ΣΔ ADC for digital audio applications Luo Hao, Han Yan, Ray C. C. Cheung, Han Xiaoxia, Ma Shaoyu, et al. Journal of Semiconductors, 2010, 31(5): 055009. doi: 10.1088/1674-4926/31/5/055009
13	A novel low-voltage operational amplifier for low-power pipelined ADCs Fan Mingjun, Ren Junyan, Guo Yao, Li Ning, Ye Fan, et al. Journal of Semiconductors, 2009, 30(1): 015009. doi: 10.1088/1674-4926/30/1/015009
14	A 2.4-GHz low power dual gain low noise amplifier for ZigBee Gao Peijun, Min Hao Journal of Semiconductors, 2009, 30(7): 075007. doi: 10.1088/1674-4926/30/7/075007
15	Design of an ultra-low-power digital processor for passive UHF RFID tags Shi Wanggen, Zhuang Yiqi, Li Xiaoming, Wang Xianghua, Jin Zhao, et al. Journal of Semiconductors, 2009, 30(4): 045004. doi: 10.1088/1674-4926/30/4/045004
16	Design and Analysis of Analog Front-End of Passive RFID Transponders Hu Jianyun, He Yan, Min Hao Chinese Journal of Semiconductors , 2006, 27(6): 999-1005.
17	A Novel Sampling Switch Suitable for Low-Voltage Analog-to-Digital Converters Peng Yunfeng, Zhou Feng Chinese Journal of Semiconductors , 2006, 27(8): 1367-1372.
18	A Wide-Band Low Noise Amplifier for Terrestrial and Cable Receptions Ma Desheng, Shi Yin, Dai Fa Foster Chinese Journal of Semiconductors , 2006, 27(6): 970-975.
19	Design and Optimization of Low-Power Processor for Wireless Sensor Network Zhao Gang, Hou Ligang, Luo Rengui, Liu Yuan, Wu Wuchen, et al. Chinese Journal of Semiconductors , 2006, 27(S1): 370-373.
20	A Low Power SRAM/SOI Memory Cell Design Yu Yang, Zhao Qian, Shao Zhibiao Chinese Journal of Semiconductors , 2006, 27(2): 318-322.

Search

GET CITATION

shu

Export: BibTex EndNote

Article Metrics

Article views: 2856 Times PDF downloads: 1039 Times Cited by: 0 Times

History

Received: 18 August 2015 Revised: 27 May 2008 Online: Published: 01 September 2008

This paper proposes a cochlear prosthetic system with an implanted digital signal processor (DSP).This system transmits voice-band signals with a low data rate through the wireless link,free of the data-rate limitation and suitable for future development.By optimizing the speech processing algorithm and the DSP hardware design,the implanted DSP manages to execute the continuous interleaved sampling (CIS) algorithm at a clock frequency of 3MHz and a power consumption of only 1.91mW.With an analytic power-transmission efficiency of the wireless inductive link (40%),the power overhead caused by the implanted DSP is derived as 2.87mW,which is trivial when compared with the power consumption of existing cochlear prosthetic systems (tens of milliwatts).With the DSP implanted,this new system can be easily developed into a fully implanted cochlear prosthesis.

A New Cochlear Prosthetic System with an Implanted DSP

Search

GET CITATION

Share:

Article Metrics

History

Catalog

Email This Article

A New Cochlear Prosthetic System with an Implanted DSP

Abstract

References

Proportional views

Catalog

A New Cochlear Prosthetic System with an Implanted DSP

Search

GET CITATION

Share:

Article Metrics

History

Catalog

Email This Article

A New Cochlear Prosthetic System with an Implanted DSP

Abstract

References

Proportional views

Catalog

Export File

Citation

Format

Content