| Citation: |
Gao Zhuo, Yang Zongren, Zhao Ying, Yang Yi, Zhang Lu, Huang Lingyi, Hu Weiwu. A 10 Gb/s receiver with half rate period calibration CDR and CTLE/DFE combiner[J]. Journal of Semiconductors, 2009, 30(4): 045008. doi: 10.1088/1674-4926/30/4/045008
****
Gao Z, Yang Z R, Zhao Y, Yang Y, Zhang L, Huang L Y, Hu W W. A 10 Gb/s receiver with half rate period calibration CDR and CTLE/DFE combiner[J]. J. Semicond., 2009, 30(4): 045008. doi: 10.1088/1674-4926/30/4/045008.
|
A 10 Gb/s receiver with half rate period calibration CDR and CTLE/DFE combiner
doi: 10.1088/1674-4926/30/4/045008
-
Abstract
This paper presents the design of a 10 Gb/s low power wire-line receiver in the 65 nm CMOS process with 1 V supply voltage. The receiver occupies 300×500 μm2. With the novel half rate period calibration clock data recovery (CDR) circuit, the receiver consumes 52 mW power. The receiver can compensate a wide range of channel loss by combining the low power wideband programmable continuous time linear equalizer (CTLE) and decision feedback equalizer (DFE).-
Keywords:
- serial link,
- receiver,
- CDR,
- equalizer
-
References
-
Proportional views
DownLoad: