J. Semicond. > 2011, Volume 32 > Issue 1 > 015006

SEMICONDUCTOR INTEGRATED CIRCUITS

A digital calibration technique for an ultra high-speed wide-bandwidth folding and interpolating analog-to-digital converter in 0.18-μm CMOS technology

Yu Jinshan, Zhang Ruitao, Zhang Zhengping, Wang Yonglu, Zhu Can, Zhang Lei, Yu Zhou and Han Yong

+ Author Affiliations
DOI: 10.1088/1674-4926/32/1/015006

PDF

Abstract: A digital calibration technique for an ultra high-speed folding and interpolating analog-to-digital converter in 0.18-μ m CMOS technology is presented. The similar digital calibration techniques are taken for high 3-bit flash converter and low 5-bit folding and interpolating converter, which are based on well-designed calibration reference, calibration DAC and comparators. The spice simulation and the measured results show the ADC produces 5.9 ENOB with calibration disabled and 7.2 ENOB with calibration enabled for high-frequency wide-bandwidth analog input.

Key words: ultra high-speedwide-bandwidthfoldinginterpolating

  • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 3635 Times PDF downloads: 2541 Times Cited by: 0 Times

    History

    Received: 18 August 2015 Revised: 31 August 2010 Online: Published: 01 January 2011

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Yu Jinshan, Zhang Ruitao, Zhang Zhengping, Wang Yonglu, Zhu Can, Zhang Lei, Yu Zhou, Han Yong. A digital calibration technique for an ultra high-speed wide-bandwidth folding and interpolating analog-to-digital converter in 0.18-μm CMOS technology[J]. Journal of Semiconductors, 2011, 32(1): 015006. doi: 10.1088/1674-4926/32/1/015006 ****Yu J S, Zhang R T, Zhang Z P, Wang Y L, Zhu C, Zhang L, Yu Z, Han Y. A digital calibration technique for an ultra high-speed wide-bandwidth folding and interpolating analog-to-digital converter in 0.18-μm CMOS technology[J]. J. Semicond., 2011, 32(1): 015006. doi: 10.1088/1674-4926/32/1/015006.
      Citation:
      Yu Jinshan, Zhang Ruitao, Zhang Zhengping, Wang Yonglu, Zhu Can, Zhang Lei, Yu Zhou, Han Yong. A digital calibration technique for an ultra high-speed wide-bandwidth folding and interpolating analog-to-digital converter in 0.18-μm CMOS technology[J]. Journal of Semiconductors, 2011, 32(1): 015006. doi: 10.1088/1674-4926/32/1/015006 ****
      Yu J S, Zhang R T, Zhang Z P, Wang Y L, Zhu C, Zhang L, Yu Z, Han Y. A digital calibration technique for an ultra high-speed wide-bandwidth folding and interpolating analog-to-digital converter in 0.18-μm CMOS technology[J]. J. Semicond., 2011, 32(1): 015006. doi: 10.1088/1674-4926/32/1/015006.

      A digital calibration technique for an ultra high-speed wide-bandwidth folding and interpolating analog-to-digital converter in 0.18-μm CMOS technology

      DOI: 10.1088/1674-4926/32/1/015006
      • Received Date: 2015-08-18
      • Accepted Date: 2010-05-17
      • Revised Date: 2010-08-31
      • Published Date: 2010-12-19

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return