J. Semicond. > 2011, Volume 32 > Issue 10 > 104008

SEMICONDUCTOR DEVICES

Characterization of on-chip balun with patterned floating shield in 65 nm CMOS

Wei Jiaju and Wang Zhigong

+ Author Affiliations
DOI: 10.1088/1674-4926/32/10/104008

PDF

Abstract: A simple method of balun synthesis is proposed to estimate the balun structure in the operating frequency band. Then, a careful optimization is implemented to evaluate the estimated structure by a series of EM simulations. In order to investigate the impact of the patterned floating shield (PFS), the optimized baluns with and without PFS are fabricated in a 65 nm 1P6M CMOS process. The measurement results demonstrate that the PFS obviously improves the insertion loss (IL) in the frequency range and a linear improving trend appears smoothly. It is also found that the PFS gradually improves the phase balance as the frequency increases, while it has a very slight influence on the magnitude balance. To characterize the device's intrinsic power transfer ability, we propose a method to obtain the baluns' maximum available gain directly from the measured 3-port S-parameters and find that IL-comparison may not be very objective when evaluating the shielding effect. We also use the resistive coupling efficiency to characterize the shielding effect, and an imbalanced shielding efficiency is found though the PFS is perfectly symmetric in the measurement. It can be demonstrated that this phenomenon comes from the intrinsic imbalance of our balun layout.

Key words: Balun

[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[9]
[10]
[11]
[12]
[13]
[14]
[15]
[16]
  • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 3404 Times PDF downloads: 2744 Times Cited by: 0 Times

    History

    Received: 20 August 2015 Revised: 02 June 2011 Online: Published: 01 October 2011

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Wei Jiaju, Wang Zhigong. Characterization of on-chip balun with patterned floating shield in 65 nm CMOS[J]. Journal of Semiconductors, 2011, 32(10): 104008. doi: 10.1088/1674-4926/32/10/104008 ****Wei J J, Wang Z G. Characterization of on-chip balun with patterned floating shield in 65 nm CMOS[J]. J. Semicond., 2011, 32(10): 104008. doi: 10.1088/1674-4926/32/10/104008.
      Citation:
      Wei Jiaju, Wang Zhigong. Characterization of on-chip balun with patterned floating shield in 65 nm CMOS[J]. Journal of Semiconductors, 2011, 32(10): 104008. doi: 10.1088/1674-4926/32/10/104008 ****
      Wei J J, Wang Z G. Characterization of on-chip balun with patterned floating shield in 65 nm CMOS[J]. J. Semicond., 2011, 32(10): 104008. doi: 10.1088/1674-4926/32/10/104008.

      Characterization of on-chip balun with patterned floating shield in 65 nm CMOS

      DOI: 10.1088/1674-4926/32/10/104008
      • Received Date: 2015-08-20
      • Accepted Date: 2011-04-18
      • Revised Date: 2011-06-02
      • Published Date: 2011-09-20

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return