SEMICONDUCTOR INTEGRATED CIRCUITS
Abstract: A novel integration-based yield estimation method is developed for yield optimization of integrated circuits. This method tries to integrate the joint probability density function on the acceptability region directly. To achieve this goal, the simulated performance data of unknown distribution should be converted to follow a multivariate normal distribution by using Box-Cox transformation (BCT). In order to reduce the estimation variances of the model parameters of the density function, Orthogonal Array-based Modified Latin Hypercube Sampling (OA-MLHS) is presented to generate samples in the disturbance space during simulations. The principle of variance reduction of model parameters estimation through OA-MLHS together with BCT is also discussed. Two yield estimation examples, a fourth-order OTA-C filter and a 3-dimensional quadratic function, are used for comparison of our method with Monte Carlo based methods including Latin Hypercube Sampling and Importance Sampling under several combinations of sample sizes and yield values. Extensive simulations show that our method is superior to other methods with respect to accuracy and efficiency under all the given cases. Therefore, our method is more suitable for parametric yield optimization.
Key words: integrated circuits, yield estimation, Box-Cox transformation, Orthogonal Array, Latin Hypercube
| 1 |
Precision photonic integration for future large-scale photonic integrated circuits Xiangfei Chen Journal of Semiconductors, 2019, 40(5): 050301. doi: 10.1088/1674-4926/40/5/050301 |
| 2 |
Printed stretchable circuit on soft elastic substrate for wearable application Wei Yuan, Xinzhou Wu, Weibing Gu, Jian Lin, Zheng Cui, et al. Journal of Semiconductors, 2018, 39(1): 015002. doi: 10.1088/1674-4926/39/1/015002 |
| 3 |
Tao Cheng, Youwei Wu, Xiaoqin Shen, Wenyong Lai, Wei Huang, et al. Journal of Semiconductors, 2018, 39(1): 015001. doi: 10.1088/1674-4926/39/1/015001 |
| 4 |
An investigation of the DC and RF performance of InP DHBTs transferred to RF CMOS wafer substrate Kun Ren, Jiachen Zheng, Haiyan Lu, Jun Liu, Lishu Wu, et al. Journal of Semiconductors, 2018, 39(5): 054004. doi: 10.1088/1674-4926/39/5/054004 |
| 5 |
Preface to the Special Topic on Devices and Circuits for Wearable and IoT Systems Zhihua Wang, Yong Hei, Zhangming Zhu Journal of Semiconductors, 2017, 38(10): 101001. doi: 10.1088/1674-4926/38/10/101001 |
| 6 |
Novel design techniques for noise-tolerant power-gated CMOS circuits Rumi Rastogi, Sujata Pandey Journal of Semiconductors, 2017, 38(1): 015001. doi: 10.1088/1674-4926/38/1/015001 |
| 7 |
Single event soft error in advanced integrated circuit Yuanfu Zhao, Suge Yue, Xinyuan Zhao, Shijin Lu, Qiang Bian, et al. Journal of Semiconductors, 2015, 36(11): 111001. doi: 10.1088/1674-4926/36/11/111001 |
| 8 |
Hongda Chen, Zan Zhang, Beiju Huang, Luhong Mao, Zanyun Zhang, et al. Journal of Semiconductors, 2015, 36(12): 121001. doi: 10.1088/1674-4926/36/12/121001 |
| 9 |
A novel high performance ESD power clamp circuit with a small area Yang Zhaonian, Liu Hongxia, Li Li, Zhuo Qingqing Journal of Semiconductors, 2012, 33(9): 095006. doi: 10.1088/1674-4926/33/9/095006 |
| 10 |
Liang Tao, Jia Xinzhang Journal of Semiconductors, 2012, 33(12): 125008. doi: 10.1088/1674-4926/33/12/125008 |
| 11 |
Performance analysis of solar cell arrays in concentrating light intensity Xu Yongfeng, Li Ming, Wang Liuling, Lin Wenxian, Xiang Ming, et al. Journal of Semiconductors, 2009, 30(8): 084011. doi: 10.1088/1674-4926/30/8/084011 |
| 12 |
Sah Chih-Tang, Jie Bin-bin Journal of Semiconductors, 2009, 30(2): 021001. doi: 10.1088/1674-4926/30/2/021001 |
| 13 |
Study on Si-SiGe Three-Dimensional CMOS Integrated Circuits Hu Huiyong, Zhang Heming, Jia Xinzhang, Dai Xianying, Xuan Rongxi, et al. Chinese Journal of Semiconductors , 2007, 28(5): 681-685. |
| 14 |
Accurate Interconnection Length and Routing Channel Width Estimates for FPGAs Gao Haixia, Ma Xiaohua, Yang Yintang Chinese Journal of Semiconductors , 2006, 27(7): 1196-1200. |
| 15 |
Elmore Delay Estimation of Two Adjacent Coupling Interconnects Dong Gang, Yang Yintang, Li Yuejin Chinese Journal of Semiconductors , 2006, 27(1): 54-58. |
| 16 |
Ma Long, Huang Yinglong, Zhang Yang, Wang Liangchen, Yang Fuhua, et al. Chinese Journal of Semiconductors , 2006, 27(6): 959-962. |
| 17 |
Zhou Zaifa, Huang Qing'an, Li Weihua Chinese Journal of Semiconductors , 2006, 27(4): 705-711. |
| 18 |
Equivalent Circuit Analysis of an RF Integrated Inductor with Ferrite Thin-Film Ren Tianling, Yang Chen, Liu Feng, Liu Litian, Wang A Z, et al. Chinese Journal of Semiconductors , 2006, 27(3): 511-515. |
| 19 |
Mao Xiaojian, Yang Huazhong, Wang Hui Chinese Journal of Semiconductors , 2006, 27(5): 783-786. |
| 20 |
Design and Realization of CPW Circuits Using EC-ANN Models for CPW Discontinuities Hu jiang, Sun Lingling Chinese Journal of Semiconductors , 2005, 26(12): 2320-2329. |
Article views: 3630 Times PDF downloads: 1735 Times Cited by: 0 Times
Received: 18 August 2015 Revised: 08 December 2010 Online: Published: 01 April 2011
| Citation: |
liang Tao, Jia Xinzhang. A numerical integration-based yield estimation method for integrated circuits[J]. Journal of Semiconductors, 2011, 32(4): 045012. doi: 10.1088/1674-4926/32/4/045012
****
liang T, Jia X Z. A numerical integration-based yield estimation method for integrated circuits[J]. J. Semicond., 2011, 32(4): 045012. doi: 10.1088/1674-4926/32/4/045012.
|
WeChat ID
Journal of Semiconductors © 2017 All Rights Reserved 京ICP备05085259号-2
DownLoad: