J. Semicond. > 2011, Volume 32 > Issue 9 > 094002

SEMICONDUCTOR DEVICES

ESD robustness studies on the double snapback characteristics of an LDMOS with an embedded SCR

Jiang Lingli, Zhang Bo, Fan Hang, Qiao Ming and Li Zhaoji

+ Author Affiliations
DOI: 10.1088/1674-4926/32/9/094002

PDF

Abstract: Criterion for the second snapback of an LDMOS with an embedded SCR is given based on parasitic parameter analysis. According to this criterion, three typical structures are compared by numerical simulation and structural parameters which influence the second snapback are also analyzed to optimize the ESD characteristics. Experimental data showed that, as the second snapback voltage decreased from 25.4 to 8.1 V, the discharge ability of the optimized structure increased from 0.57 to 3.1 A.

Key words: ESDLDMOSSCRdouble snapback

[1]
[2]
[3]
[4]
[5]
[6]
  • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 3860 Times PDF downloads: 2915 Times Cited by: 0 Times

    History

    Received: 20 August 2015 Revised: 09 May 2011 Online: Published: 01 September 2011

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Jiang Lingli, Zhang Bo, Fan Hang, Qiao Ming, Li Zhaoji. ESD robustness studies on the double snapback characteristics of an LDMOS with an embedded SCR[J]. Journal of Semiconductors, 2011, 32(9): 094002. doi: 10.1088/1674-4926/32/9/094002 ****Jiang L L, Zhang B, Fan H, Qiao M, Li Z J. ESD robustness studies on the double snapback characteristics of an LDMOS with an embedded SCR[J]. J. Semicond., 2011, 32(9): 094002. doi: 10.1088/1674-4926/32/9/094002.
      Citation:
      Jiang Lingli, Zhang Bo, Fan Hang, Qiao Ming, Li Zhaoji. ESD robustness studies on the double snapback characteristics of an LDMOS with an embedded SCR[J]. Journal of Semiconductors, 2011, 32(9): 094002. doi: 10.1088/1674-4926/32/9/094002 ****
      Jiang L L, Zhang B, Fan H, Qiao M, Li Z J. ESD robustness studies on the double snapback characteristics of an LDMOS with an embedded SCR[J]. J. Semicond., 2011, 32(9): 094002. doi: 10.1088/1674-4926/32/9/094002.

      ESD robustness studies on the double snapback characteristics of an LDMOS with an embedded SCR

      DOI: 10.1088/1674-4926/32/9/094002
      Funds:

      The National Natural Science Foundation of China (General Program, Key Program, Major Research Plan)

      • Received Date: 2015-08-20
      • Accepted Date: 2011-03-17
      • Revised Date: 2011-05-09
      • Published Date: 2011-08-31

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return