J. Semicond. > 2011, Volume 32 > Issue 9 > 095001

SEMICONDUCTOR INTEGRATED CIRCUITS

A low power CMOS 3.3 Gbps continuous-time adaptive equalizer for serial link

Ju Hao, Zhou Yumei and Zhao Jianzhong

+ Author Affiliations
DOI: 10.1088/1674-4926/32/9/095001

PDF

Abstract: This paper describes using a high-speed continuous-time analog adaptive equalizer as the front-end of a receiver for a high-speed serial interface, which is compliant with many serial communication specifications such as USB2.0, PCI-E2.0 and Rapid IO. The low and high frequency loops are merged to decrease the effect of delay between the two paths, in addition, the infinite input impedance facilitates the cascade stages in order to improve the high frequency boosting gain. The implemented circuit architecture could facilitate the wide frequency range from 1 to 3.3 Gbps with different length FR4-PCB traces, which brings as much as 25 dB loss. The replica control circuits are injected to provide a convenient way to regulate common-mode voltage for full differential operation. In addition, AC coupling is adopted to suppress the common input from the forward stage. A prototype chip was fabricated in 0.18-μm 1P6M mixed-signal CMOS technology. The actual area is 0.6 × 0.57 mm2 and the analog equalizer operates up to 3.3 Gbps over FR4-PCB trace with 25 dB loss. The overall power dissipation is approximately 23.4 mW.

Key words: continuous-time equalizercommon-mode voltagereplica control circuitsFR4-PCB

[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[9]
[10]
[11]
[12]
  • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 3901 Times PDF downloads: 2898 Times Cited by: 0 Times

    History

    Received: 20 August 2015 Revised: 23 April 2011 Online: Published: 01 September 2011

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Ju Hao, Zhou Yumei, Zhao Jianzhong. A low power CMOS 3.3 Gbps continuous-time adaptive equalizer for serial link[J]. Journal of Semiconductors, 2011, 32(9): 095001. doi: 10.1088/1674-4926/32/9/095001 ****Ju H, Zhou Y M, Zhao J Z. A low power CMOS 3.3 Gbps continuous-time adaptive equalizer for serial link[J]. J. Semicond., 2011, 32(9): 095001. doi: 10.1088/1674-4926/32/9/095001.
      Citation:
      Ju Hao, Zhou Yumei, Zhao Jianzhong. A low power CMOS 3.3 Gbps continuous-time adaptive equalizer for serial link[J]. Journal of Semiconductors, 2011, 32(9): 095001. doi: 10.1088/1674-4926/32/9/095001 ****
      Ju H, Zhou Y M, Zhao J Z. A low power CMOS 3.3 Gbps continuous-time adaptive equalizer for serial link[J]. J. Semicond., 2011, 32(9): 095001. doi: 10.1088/1674-4926/32/9/095001.

      A low power CMOS 3.3 Gbps continuous-time adaptive equalizer for serial link

      DOI: 10.1088/1674-4926/32/9/095001
      Funds:

      Newgenerationbroadbandwirelessmobilecommunicationnetwork

      • Received Date: 2015-08-20
      • Accepted Date: 2011-03-10
      • Revised Date: 2011-04-23
      • Published Date: 2011-08-31

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return