| Citation: |
Zhang Zhengping, Wang Yonglu, Huang Xingfa, Shen Xiaofeng, Zhu Can, Zhang Lei, Yu Jinshan, Zhang Ruitao. An ultra high-speed 8-bit timing interleave folding & interpolating analog-to-digital converter with digital foreground calibration technology[J]. Journal of Semiconductors, 2011, 32(9): 095010. doi: 10.1088/1674-4926/32/9/095010
****
Zhang Z P, Wang Y L, Huang X F, Shen X F, Zhu C, Zhang L, Yu J S, Zhang R T. An ultra high-speed 8-bit timing interleave folding & interpolating analog-to-digital converter with digital foreground calibration technology[J]. J. Semicond., 2011, 32(9): 095010. doi: 10.1088/1674-4926/32/9/095010.
|
An ultra high-speed 8-bit timing interleave folding & interpolating analog-to-digital converter with digital foreground calibration technology
DOI: 10.1088/1674-4926/32/9/095010
-
Abstract
A 2-Gsample/s 8-b analog-to-digital converter in 0.35 μm BiCMOS process technology is presented. The ADC uses the unique folding and interpolating algorithm and dual-channel timing interleave multiplexing technology to achieve a sampling rate of 2 GSPS. Digital calibration technology is used for the offset and gain corrections of the S/H circuit, the offset correction of preamplifier, and the gain and clock phase corrections between channels. As a result of testing, the ADC achieves 7.32 ENOB at an analog input of 484 MHz and 7.1 ENOB at Nyquist input after the chip is self-corrected. -
References
[1] [2] [3] [4] [5] [6] [7] [8] [9] -
Proportional views
DownLoad: