Analysis of switch-induced error voltage for automatic conversion mode change (ACMC) charge pumps

Yuan Chi; Xinquan Lai; Hanxiao Du

doi:10.1088/1674-4926/36/5/055007

J. Semicond. > 2015, Volume 36 > Issue 5 > 055007

SEMICONDUCTOR INTEGRATED CIRCUITS

Analysis of switch-induced error voltage for automatic conversion mode change (ACMC) charge pumps

Yuan Chi^{1, 2,}, Xinquan Lai^{1, 2} and Hanxiao Du^{1, 2}

+ Author Affiliations

Corresponding author: Yuan Chi, E-mail: chiyuan4213@126.com

DOI: 10.1088/1674-4926/36/5/055007

Abstract: This paper presents an exact expression for switch-induced error voltage which would cause a spike voltage on the output capacitor of the automatic conversion mode change (ACMC) charge pumps. The spike voltage will introduce several undesired problems--large output voltage ripple, serious frequency noise and low efficiency. Some methods used for reducing the spike voltage are provided by the proposed expression. An equivalent lumped model is used for deducing the expression. The ACMC charge pump circuit has been designed in SILTERRA 0.18 μ m CMOS process. The experiment results show that the value of the spike voltage can match the expression well. Compared with three different improved versions, the spike voltage caused by the switch-induced error voltage can be reduced obviously.

Key words: switch-induced error voltage, ACMC charge pump, equivalent lumped model, spike voltage

References

[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[9]
[10]
[11]
[12]
[13]
[14]
[15]
[16]
[17]
[18]
[19]
[20]
[21]
[22]
[23]
[24]

Fig. 1. (a) Topological structure of the ACMC charge pump. (b) Ideal timing sequence of the nine switches. (c) Ideal efficiency versus the regulated conventional.

DownLoad: Full-Size Img PowerPoint

Fig. 2. Spike voltage and the drive signals of MN1 and MN5.

DownLoad: Full-Size Img PowerPoint

Fig. 3. Typical switched-capacitor circuit and its equivalent lumped model.

DownLoad: Full-Size Img PowerPoint

Fig. 4. Equivalent lumped models. (a) The charge stage of 2$\times$ operating mode. (b) The discharge stage of 2$\times$ operating mode. (c) The charge stage of 1.5$\times$ operating mode. (d) The discharge stage of 2$\times$ operating mode.

DownLoad: Full-Size Img PowerPoint

Fig. 5. (a) Topological structure of the general application ACMC charge pump. (b) P-MOSFET equivalent model.

DownLoad: Full-Size Img PowerPoint

Fig. 6. Generation of spike voltages. (a) The charge stage of 2$\times$ operation mode. (b) The discharge stage of 2$\times$ operation mode. (c) The charge stage of 1.5$\times$ operation mode. (d) The discharge stage of 1.5$\times$ operation mode.

DownLoad: Full-Size Img PowerPoint

Fig. 7. Variations of $V_{\rm ERROR}$ with $K$ and $C_{\rm F}$. (a) $V_{\rm IN}$ $=$ 3 V, charge stage. (b) $V_{\rm IN}$ $=$ 3 V, discharge stage. (c) $V_{\rm IN}$ $=$ 4 V, charge stage. (d) $V_{\rm IN}$ $=$ 4 V, discharge stage.

DownLoad: Full-Size Img PowerPoint

Fig. 8. Current/voltage curve of $\Delta I.$

DownLoad: Full-Size Img PowerPoint

Fig. 9. Variations of $\Delta V_{\rm ESR}$ with $K$ and $C_{\rm F}$. (a) $V_{\rm IN}$ $=$ 3 V, charge stage. (b) $V_{\rm IN}$ $=$ 3 V, discharge stage. (c) $V_{\rm IN}$ $=$ 3 V, charge stage. (d) $V_{\rm IN}$ $=$ 3 V, discharge stage.

DownLoad: Full-Size Img PowerPoint

Fig. 10. Chip layouts of the ACMC charge pump. (a) Micrograph and (b) application PCB.

DownLoad: Full-Size Img PowerPoint

Fig. 11. Spike voltages of the three versions.(a) Ver.1: $V_{\rm IN}$ $=$ 4 V. (b) Ver.1: $V_{\rm IN}$ $=$ 3 V. (c) Ver.2: $V_{\rm IN}$ $=$ 4 V. (d) Ver.2: $V_{\rm IN}$ $=$ 3 V. (e) Ver.3: $V_{\rm IN}$ $=$ 4 V. (f) Ver.3: $V_{\rm IN}$ $=$ 3 V.

DownLoad: Full-Size Img PowerPoint

Fig. 12. Efficiencies of the three versions. (a) Ver.1. (b) Ver.2. (c) Ver.3.

DownLoad: Full-Size Img PowerPoint

DownLoad: CSV

Table 1. Summary of parameters.

DownLoad: CSV

Table 2. Ideal power dissipation of turning-off edge (switching frequency is 1 MHz).

DownLoad: CSV

Table 3. Measurement conditions.

DownLoad: CSV

[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[9]
[10]
[11]
[12]
[13]
[14]
[15]
[16]
[17]
[18]
[19]
[20]
[21]
[22]
[23]
[24]

Search

GET CITATION

shu

Export: BibTex EndNote

Article Metrics

Article views: 2435 Times PDF downloads: 13 Times Cited by: 0 Times

History

Received: 14 October 2014 Revised: Online: Published: 01 May 2015

This paper presents an exact expression for switch-induced error voltage which would cause a spike voltage on the output capacitor of the automatic conversion mode change (ACMC) charge pumps. The spike voltage will introduce several undesired problems--large output voltage ripple, serious frequency noise and low efficiency. Some methods used for reducing the spike voltage are provided by the proposed expression. An equivalent lumped model is used for deducing the expression. The ACMC charge pump circuit has been designed in SILTERRA 0.18 μ m CMOS process. The experiment results show that the value of the spike voltage can match the expression well. Compared with three different improved versions, the spike voltage caused by the switch-induced error voltage can be reduced obviously.

Analysis of switch-induced error voltage for automatic conversion mode change (ACMC) charge pumps

References

Search

GET CITATION

Share:

Article Metrics

History

Catalog

Email This Article

Analysis of switch-induced error voltage for automatic conversion mode change (ACMC) charge pumps

DOI: 10.1088/1674-4926/36/5/055007

Abstract

References

Proportional views

Catalog

Analysis of switch-induced error voltage for automatic conversion mode change (ACMC) charge pumps

References

Search

GET CITATION

Share:

Article Metrics

History

Catalog

Email This Article

Analysis of switch-induced error voltage for automatic conversion mode change (ACMC) charge pumps

DOI: 10.1088/1674-4926/36/5/055007

Abstract

References

Proportional views

Catalog

Export File

Citation

Format

Content