Processing math: 100%
J. Semicond. > 2021, Volume 42 > Issue 11 > 112802

ARTICLES

Investigation of lateral spreading current in the 4H-SiC Schottky barrier diode chip

Xi Wang1, 2, Yiwen Zhong1, Hongbin Pu1, 2, , Jichao Hu1, 2, Xianfeng Feng1, 2 and Guowen Yang3

+ Author Affiliations

 Corresponding author: Hongbin Pu, puhongbin@xaut.edu.cn

DOI: 10.1088/1674-4926/42/11/112802

PDF

Turn off MathJax

Abstract: Lateral current spreading in the 4H-SiC Schottky barrier diode (SBD) chip is investigated. The 4H-SiC SBD chips with the same vertical parameters are simulated and fabricated. The results indicate that there is a fixed spreading resistance at on-state in current spreading region for a specific chip. The linear specific spreading resistance at the on-state is calculated to be 8.6 Ω/cm in the fabricated chips. The proportion of the lateral spreading current in total forward current (Psp) is related to anode voltage and the chip area. Psp is increased with the increase in the anode voltage during initial on-state and then tends to a stable value. The stable values of Psp of the two fabricated chips are 32% and 54%. Combined with theoretical analysis, the proportion of the terminal region and scribing trench in a whole chip (Ksp) is also calculated and compared with Psp. The Ksp values of the two fabricated chips are calculated to be 31.94% and 57.75%. The values of Ksp and Psp are close with each other in a specific chip. The calculated Ksp can be used to predict that when the chip area of SiC SBD becomes larger than 0.5 cm2, the value of Psp would be lower than 10%.

Key words: 4H-SiCSchottky barrier diodelateral spreading current

Silicon carbide (SiC) has proved to be one of the most promising wide band gap semiconductor materials for high power electronic devices[1, 2]. Nowadays, with the development of large wafer-size and high-quality epitaxial technology, SiC power devices have exhibited a trend of rapid development[3-6]. The 4H-SiC Schottky barrier diode (SBD) is the first commercial power device of SiC that has shown significant advantages compared with silicon (Si) fast recovery diodes (FRDs)[7, 8]. In recent years, the applications of SiC SBDs have increased and the research on 4H-SiC SBDs have made significant achievements[9-12]. Moreover, the 4H-SiC SBDs have become the most commercial devices among the SiC power devices[13, 14].

To reduce costs, the area of the 4H-SiC SBD chip has been scaled down by minimizing the resistance of the active area and narrowing down the length of the terminal[12, 15]. Besides contributions for the blocking voltage, the terminal region also contributes to the total forward current through the lateral spreading current[16]. Nevertheless, there are fewer studies about current spreading at the terminal region of the 4H-SiC SBD chips[16]. Investigation of lateral current spreading at the terminal region would be significant for decreasing the chip area of 4H-SiC SBD chips. Moreover, the results may also help reduce the costs of other SiC power devices.

In this paper, 4H-SiC SBD chips with a field limiting ring (FLR) terminal are simulated and fabricated. The lateral current spreading in the 4H-SiC SBD chip is investigated and calculated. Moreover, the effect of the lateral current spreading on the forward performance of the device is discussed and analyzed.

To investigate the lateral spreading current in the 4H-SiC SBDs, simulations are carried out using Silvaco TCAD tools. Table 1 lists the physical models and the parameters, including the bandgap energy model[17], the incomplete ionization model[18], the mobility model[19], the impact ionization model[20], and the Schottky contact model[21]. The schematics of the device structures and the parameters used in the simulation are shown in Fig. 1. As shown in Fig. 1(a), the terminal region consisted of field limiting rings and scribing lines are included in the structural model to simulate the lateral spreading current. The width of the active and the terminal regions in Fig. 1(a) are W and 175 μm, respectively. A structural model without the terminal region is also constructed to extract lateral spreading current as shown in Fig. 1(b).

Table  1.  Models and parameters used in the simulation.
ModelParameter
Bandgap energy
model[17]
Eg(T)=3.3598.2×104T2T+1.8×103
Incomplete ionization model[18]N+D=ND1+2exp(EF,n0.065kT)
Mobility model[19]μe=950401+(ND1.9×1017)0.61
Impact ionization model[20]αn(E)=3.39×105exp[(5.15×106E)2.37]
Schottky contact
model[21]
ΔϕBn(E)=1.5×104(E0.5Eeq0.5)+1.5×107(EEeq)
DownLoad: CSV  | Show Table
Figure  1.  (Color online) Schematics of the device structures used in the simulation. (a) Considering the lateral spreading current. (b) Ignoring the lateral spreading current.

Because the terminal region is included, the forward current of the structure model shown in Fig. 1(a) contains the lateral spreading current. However, the forward current of the structure model shown in Fig. 1(b) does not contain the lateral spreading current. Therefore, proportions of lateral spreading current in the total forward current (Psp) of the devices are extracted through simulation. The values of W and the corresponding chip sizes in the simulation range from 0.325 to 3.325 mm and from 1.0 to 49 mm2, respectively. The simulated relationship between Psp and S is shown in Fig. 2. With the increase in the chip size from 1.0 to 49 mm2, Psp is decreased from 53% to 8%. The simulation results indicate that the value Psp decreases when the SBD chip becomes larger.

Figure  2.  Simulated relationship between chip size and proportion of spread current in the total forward current.

To further investigate the lateral spreading current, 4H-SiC SBD chips with the same terminal structure are fabricated on a 4-inch 4o off-axis N-type 4H-SiC epitaxial wafer bought from TYSiC Inc. The thickness of the epitaxial layer and the substrate are 7.0 and 350 μm, respectively. There is a 0.5 μm highly doped epitaxial buffer layer between the drift region and the substrate. The doping concentrations of the drift and the buffer layers are 1.0 × 1016 and 1 × 1018 cm−3, respectively. The FLRs are formed by Al implantation and followed by 1700 °C high-temperature annealing processes, where SiO2 is used as a masking film during the implantation process. A carbon film made by carbonized photoresist is used to protect the 4H-SiC during the high-temperature annealing process. After the annealing process, the carbon film is removed through sacrificial oxidation. Ni, used as the ohmic contact metal, is deposited on the bottom by evaporation equipment. After deposition, a rapid thermal process (RTP) at 1000 °C is carried out to form the ohmic contact. Then, Ni is deposited on the top through the lift-off process and the Schottky contact is formed after RTP. Ag and Al are used as the cathode and anode pads, respectively. Finally, the devices are passivated by SiO2 and polyimide (PI). The chip sizes (S) are 2.0 × 2.0 mm2 and 1.0 × 1.0 mm2. The sizes of the active areas (SA) in the two chips are 1.65 × 1.65 mm2 and 0.65 × 0.65 mm2. Fig. 3 shows the top view of the fabricated SiC SBD chip. It can be seen from the figure that after scribing, the width of the terminal region and scribing trench region is 175 μm.

Figure  3.  (Color online) Top view of the fabricated SiC SBD chip.

After the fabrication processes, the Keysight B1505A power device test system is used to test the SBD chips. The forward and the reverse current–voltage curves of the two chips are shown in Fig. 4. The turn-on voltage of the fabricated SiC SBD chip is about 0.9 V. When the anode voltage is 1.55 V, the forward current of the two SBD chips are 10.7 and 2.5 A. The values of the on-state resistance of the two chips are calculated to be about 145 and 620 mΩ. When the cathode voltage is 650 V, the reverse leakage currents of the two chips are 1.07 and 0.17 μA. Since the chip sizes are different, the forward current (IF) and the leakage current (IR) between the two SBD chips are different. The SBD with a larger chip size shows higher current values.

Figure  4.  (Color online) Current–voltage curves of the fabricated SBD chips. (a) Forward current–voltage curves. (b) Reverse current–voltage curves.

Fig. 5 shows the current density-voltage curves of the fabricated SBD chips. Although the vertical parameters and the fabrication processes are the same, both forward current densities (JF = IF/S) and reverse current densities (JR = IR/S) between the two chips are different. Figs. 5(a) and 5(c) show that the SBD with a larger chip size shows higher forward and reverse current densities. In Figs. 5(b) and 5(d) , the current densities are expressed using SA as

Figure  5.  (Color online) Current density–voltage curves of the fabricated SBD chips. (a) Forward current density–voltage curves. (b) IF/SA–voltage curves. (c) Reverse current density–voltage curves. (d) IR/SA–voltage curves.
JFA=IFSA,
(1)

and

JRA=IRSA,
(2)

respectively. The calculated forward current density (JFA) in the SBD with a smaller chip size is higher. Meanwhile, the calculated reverse current densities (JRA) in the two SBD chips are almost the same. The different results may be caused by the lateral spreading current in the terminal region. When calculating the current densities using SA, the conduction area in the terminal region is ignored. However, the contribution of the conduction area in the terminal region on the forward current is included. Therefore, the SBD with a smaller chip size shows a higher forward calculated value. Meanwhile, the reverse calculated value is almost the same as shown in Fig. 5(d). It is because the reverse leakage current is very small and there is almost no lateral spreading during the reverse biased condition. Although, the current density calculating method that uses SA is incorrect in analyzing the SiC SBD chips, the method is useful for analyzing the lateral spreading current.

Fig. 6 shows the schematic diagrams of the lateral current spreading in the 4H-SiC SBD chips. In the 4H-SiC SBD chip, the entire bottom is covered by a cathode electrode, at the same time, the anode electrode area at the top is depending on the active area. As a result, the top anode electrode and the bottom cathode electrode in the 4H-SiC SBD chip are asymmetrical. Therefore, there are potential and electron density differences at the edge of the active area in the 4H-SiC SBD at on-state. The potential and the electron density differences cause the lateral transport of electrons. The lateral transport of electrons leads to spreading current at the terminal region of the active area. Then, according to the current flowing path, the total forward current (IF) can be divided into two portions. One is the current that flows through the active area and the other is the current that flows through the spreading area under the terminal region. Therefore, the total forward current (IF) of the SBD chip can be defined as the sum of two portions:

Figure  6.  (Color online) Schematic diagrams of the lateral current spreading in the 4H-SiC SBD chip. (a) Cross-section view. (b) Vertical view.
IF=IA+Isp,
(3)

where IA and Isp are the currents that flow through the active and the terminal regions, respectively.

Since IF consists of IA and Isp, a new equation can be achieved by substituting Eq. (3) into Eq. (1)

JFA=IASA+IspSA.
(4)

If the process deviation during the fabrication is ignored, the current density that flows through the active region is a fixed value. Then, IA/SA in the two SBD chips should be the same. Subtracting JFA1 of the larger SBD chip from JFA2 of the smaller SBD chip, the result can be written as:

JFA2JFA1=Isp2SA2Isp1SA1,
(5)

where Isp1 and SA1 are the spreading current and the active area in the SBD chip with larger size, respectively. While Isp2 and SA2 are the spreading current and the active area in the SBD chip with smaller size, respectively. The values of SA1 and SA2 in this work are 0.027225 and 0.004225 cm2, respectively.

In order to further analyze the lateral spreading current in the 4H-SiC SBD chip, a new parameter needs to be defined to describe the contribution of the spreading current along the edge around the active area. Since the total spreading current Isp is a sum of the extended currents in each region along the active boundary, the linear density of the lateral spreading current along the active boundary (Jsp) is defined in the SBD chips. Thus, the total spreading current in the SBD chip can be expressed as the product of Jsp and the length of the active boundary. The length of the active boundary is scilicet the perimeter of the active area. Considering the vertical parameters, the terminal structure and the fabrication process are all the same in the two SBD chips, and Jsp in the two SBD chips can be approximately equal[22, 23]. Then Eq. (5) can be written as:

JFA2JFA1=JspCA2SA2JspCA1SA1,
(6)

where CA1 and CA2 are the perimeters of the active area in the two 4H-SiC SBD chips. The values of CA1 and CA2 in this paper are 0.66 and 0.26 cm, respectively. Then, from Eqs. (1) and (6), Jsp can be written as:

Jsp=IF2SA1IF1SA2CA2SA1CA1SA2.
(7)

Then, the value of Isp and the proportion of Isp in the total forward current (Psp) of the SBD chip can be calculated as:

Isp=JspCA,
(8)

and

Psp=JspCAIF,
(9)

respectively. According to Eqs. (8) and (9), Jsp and Psp of the fabricated SiC SBD chips at different anode voltages are calculated and shown in Fig. 7. The calculated Jsp exhibits a linear relation with the anode voltage, indicating that there is a fixed spreading resistance at the on-state in the current spreading region. Therefore, the linear specific spreading resistance in the current spreading region at the on-state can be calculated through the Jsp curve in Fig. 7. The calculated value of linear specific spreading resistance is about 8.6 Ω/cm. Even though the spreading resistance is fixed for a specific chip, the Psp is still increased with the increase in the anode voltage during the initial on-state. Once the anode voltage becomes higher, the increasing rate of Psp slows down and Psp tends to a stable value. As shown in Fig. 7, Psp in the two fabricated chips tends to be stable at the forward voltage drops of 1.5 and 1.55 V with stable values of about 54% and 32%, respectively.

Figure  7.  (Color online) Calculated Jsp and Psp at different anode voltages of the SBD chips.

For SiC SBDs with different chip sizes, the proportions of the active area in the entire chips are different. The expected active area, the terminal region and the scribing trench also occupy a certain proportion in the entire chip. The proportions of the terminal region and the scribing trench in the entire chip may be concerned with the lateral spreading current. Therefore, Ksp is defined as the proportion of the terminal region and the scribing trench in the entire chip in this work. Then Ksp can be calculated as:

Ksp=(1SAS)×100%,
(10)

where SA and S are the active and the chip areas, respectively. According to Eq. (10), Ksp for SiC SBDs with different chip sizes can be theoretically calculated assuming that these SBD chips have the same vertical parameters, the same terminal structures and the same fabrication processes. The relation curve of calculated Ksp and S for SiC SBDs with different chip sizes is shown in Fig. 8. It can be seen from the figure that when the size of the SiC SBD chip is small, the active area is small and the proportion of terminal and scribing trench is large. With the increase in the chip size, Ksp decreases. Fig. 8 shows that Ksp is lower than 20% when the chip area is larger than 0.1 cm2. The values of Psp of the simulated SBD chips and the fabricated SBD chips are also calculated and marked in Fig. 8. It is clear that not all the terminal regions and the scribing trenches are effectively contributed to the lateral spreading current. Therefore, there is a relation coefficient between Psp and Ksp. The marked Psp comparatively coincides with the Ksp curve. In the SiC SBDs with chip sizes of 2.0 × 2.0 mm2 and 1.0 × 1.0 mm2, the calculated values of Ksp are 31.94% and 57.75%, respectively. Comparing the calculated Ksp and Psp in the two chips, the values are closed in each chip. For the SBD chip with a chip size of 2.0 × 2.0 mm2, the calculated Psp is slightly higher than Ksp. Meanwhile, for the SBD chip with a chip size of 1.0 × 1.0 mm2, the calculated Psp is slightly lower than Ksp. The difference between the calculated Psp and Ksp may be caused by process deviation during the fabrication and relation coefficient between Psp and Ksp. According to KspS curve, it can be predicted that when the chip area of the fabricated SiC SBD becomes larger than 0.1 cm2, the value of Psp would be lower than 20%. When the chip area of the fabricated SiC SBD becomes larger than 0.5 cm2, the value of Psp would be lower than 10%.

Figure  8.  KspS curve and Psp of the fabricated SBD chips.

In this paper, the lateral current spreading in the 4H-SiC SBD chip is investigated through simulation and experiment. The obtained results indicate that there is a fixed spreading resistance at the on-state in the current spreading region. The linear specific spreading resistance at the on-state is calculated to be about 8.6 Ω/cm in the fabricated chips. Moreover, the proportion of the lateral spreading current in the total forward current (Psp) is related to both the anode voltage and chip area. During the initial on-state, Psp increases with the increase in the anode voltage. Then Psp tends to a stable value. The stable values of Psp of the two fabricated chips are about 32% and 54%. The calculated proportions of the terminal region and the scribing trench in the entire chip (Ksp) of the two fabricated chips are 31.94% and 57.75%, respectively, which are closed with Psp in a specific chip. The calculated Ksp can be used to predict Psp in the SiC SBD chips with different sizes. When the chip area of the fabricated SiC SBD becomes larger than 0.5 cm2, the value of Psp would be lower than 10%. The results obtained in this work can be introduced to the lateral spreading current investigations in other SiC power devices.

This work was supported in part by National Natural Science Foundation of China (62004161), in part by Natural Science Basic Research Plan in Shaanxi Province of China (2020JQ-636), in part by Scientific Research Project of Education Department of Shaanxi Province (20JK0796), in part by Youth talent lift project of Xi’an Science and Technology Association (095920201318) and in part by Bidding Project of Shanxi Province (20201101017).



[1]
Kimoto T, Yonezawa Y. Current status and perspectives of ultrahigh-voltage SiC power devices. Mater Sci Semicond Process, 2018, 78, 43 doi: 10.1016/j.mssp.2017.10.010
[2]
Yuan X B, Laird I, Walder S. Opportunities, challenges, and potential solutions in the application of fast-switching SiC power devices and converters. IEEE Trans Power Electron, 2021, 36, 3925 doi: 10.1109/TPEL.2020.3024862
[3]
Liu H Z, Wang J, Liang S W, et al. Physical modeling and design optimization of 4H-SiC insulated gate bipolar transistors for dv/dt reduction. Semicond Sci Technol, 2020, 36, 025009 doi: 10.1088/1361-6641/abcb18
[4]
Li J L, Meng C X, Yu L, et al. Effect of various defects on 4H-SiC Schottky diode performance and its relation to epitaxial growth conditions. Micromachines, 2020, 11, 609 doi: 10.3390/mi11060609
[5]
Ivanov P A, Potapov A S, Lebedeva N M, et al. Avalanche breakdown in 4H-SiC Schottky diodes: Reliability aspects. Tech Phys, 2020, 65, 2041 doi: 10.1134/S1063784220120117
[6]
Wang X, Pu H B, Liu Q, et al. Demonstration of 4H-SiC thyristor triggered by 100-mW/cm2 UV light. IEEE Electron Device Lett, 2020, 41, 824 doi: 10.1109/LED.2020.2988913
[7]
Rupp R, Treu M, Mauder A, et al. Performance and reliability issues of SiC-Schottky diodes. Mater Sci Forum, 2000, 338–342, 1167 doi: 10.4028/www.scientific.net/MSF.338-342.1167
[8]
Yuan X B, Walder S, Oswald N. EMI generation characteristics of SiC and Si diodes: Influence of reverse-recovery characteristics. IEEE Trans Power Electron, 2015, 30, 1131 doi: 10.1109/TPEL.2014.2340404
[9]
Liu L, Wu J P, Ren N, et al. 1200-V 4H-SiC merged p-i-n Schottky diodes with high avalanche capability. IEEE Trans Electron Devices, 2020, 67, 3679 doi: 10.1109/TED.2020.3007136
[10]
Zaťko B, Hrubčín L, Šagátová A, et al. Study of Schottky barrier detectors based on a high quality 4H-SiC epitaxial layer with different thickness. Appl Surf Sci, 2021, 536, 147801 doi: 10.1016/j.apsusc.2020.147801
[11]
Raja P V, Narasimha Murty N V L. Thermally annealed gamma irradiated Ni/4H-SiC Schottky barrier diode characteristics. J Semicond, 2019, 40, 022804 doi: 10.1088/1674-4926/40/2/022804
[12]
Yuan H, Liu Y C, He Y J, et al. Characteristic and robustness of trench floating limiting rings for 4H-SiC junction barrier Schottky rectifiers. IEEE Electron Device Lett, 2020, 41, 1056 doi: 10.1109/LED.2020.2993590
[13]
Elpelt R, Draghici M, Gerlach R, et al. SiC MPS devices: One step closer to the ideal diode. Mater Sci Forum, 2018, 924, 609 doi: 10.4028/www.scientific.net/MSF.924.609
[14]
Palanisamy S, Kowalsky J, Lutz J, et al. Repetitive surge current test of SiC MPS diode with load in bipolar regime. 2018 IEEE 30th International Symposium on Power Semiconductor Devices and ICs (ISPSD), 2018, 367 doi: 10.1109/ISPSD.2018.8393679
[15]
Song Q W, Yuan H, Sun Q J, et al. Reverse-bias stress-induced electrical parameters instability in 4H-SiC JBS diodes terminated nonequidistance FLRs. IEEE Trans Electron Devices, 2019, 66, 3935 doi: 10.1109/TED.2019.2931737
[16]
Zhang Q, Sudarshan T S. Lateral current spreading in SiC Schottky diodes using metal overlap edge termination. Solid State Electron, 2001, 45, 1847 doi: 10.1016/S0038-1101(01)00191-5
[17]
Kimoto T, Cooper J A. Fundamentals of silicon carbide technology. Singapore: John Wiley & Sons Singapore Pte. Ltd, 2014
[18]
Ivanov I G, Henry A, Janzén E. Ionization energies of phosphorus and nitrogen donors and aluminum acceptors in 4H silicon carbide from the donor-acceptor pair emission. Phys Rev B, 2005, 71, 241201 doi: 10.1103/PhysRevB.71.241201
[19]
Stefanakis D, Zekentes K. TCAD models of the temperature and doping dependence of the bandgap and low field carrier mobility in 4H-SiC. Microelectron Eng, 2014, 116, 65 doi: 10.1016/j.mee.2013.10.002
[20]
Zhao Y, Niwa H, Kimoto T. Impact ionization coefficients of 4H-SiC in a wide temperature range. Jpn J Appl Phys, 2019, 58, 018001 doi: 10.7567/1347-4065/aae985
[21]
Hao Y. The study on the design and experiment of advanced 4H-SiC SBD/JBS. Xidian University Press, 2017
[22]
Zhu L, Chow T P. Analytical modeling of high-voltage 4H-SiC junction barrier Schottky (JBS) rectifiers. IEEE Trans Electron Devices, 2008, 55, 1857 doi: 10.1109/TED.2008.926638
[23]
Ren N, Sheng K. An analytical model with 2-D effects for 4H-SiC trenched junction barrier Schottky diodes. IEEE Trans Electron Devices, 2014, 61, 4158 doi: 10.1109/TED.2014.2365519
Fig. 1.  (Color online) Schematics of the device structures used in the simulation. (a) Considering the lateral spreading current. (b) Ignoring the lateral spreading current.

Fig. 2.  Simulated relationship between chip size and proportion of spread current in the total forward current.

Fig. 3.  (Color online) Top view of the fabricated SiC SBD chip.

Fig. 4.  (Color online) Current–voltage curves of the fabricated SBD chips. (a) Forward current–voltage curves. (b) Reverse current–voltage curves.

Fig. 5.  (Color online) Current density–voltage curves of the fabricated SBD chips. (a) Forward current density–voltage curves. (b) IF/SA–voltage curves. (c) Reverse current density–voltage curves. (d) IR/SA–voltage curves.

Fig. 6.  (Color online) Schematic diagrams of the lateral current spreading in the 4H-SiC SBD chip. (a) Cross-section view. (b) Vertical view.

Fig. 7.  (Color online) Calculated Jsp and Psp at different anode voltages of the SBD chips.

Fig. 8.  KspS curve and Psp of the fabricated SBD chips.

Table 1.   Models and parameters used in the simulation.

ModelParameter
Bandgap energy
model[17]
Eg(T)=3.3598.2×104T2T+1.8×103
Incomplete ionization model[18]N+D=ND1+2exp(EF,n0.065kT)
Mobility model[19]μe=950401+(ND1.9×1017)0.61
Impact ionization model[20]αn(E)=3.39×105exp[(5.15×106E)2.37]
Schottky contact
model[21]
ΔϕBn(E)=1.5×104(E0.5Eeq0.5)+1.5×107(EEeq)
DownLoad: CSV
[1]
Kimoto T, Yonezawa Y. Current status and perspectives of ultrahigh-voltage SiC power devices. Mater Sci Semicond Process, 2018, 78, 43 doi: 10.1016/j.mssp.2017.10.010
[2]
Yuan X B, Laird I, Walder S. Opportunities, challenges, and potential solutions in the application of fast-switching SiC power devices and converters. IEEE Trans Power Electron, 2021, 36, 3925 doi: 10.1109/TPEL.2020.3024862
[3]
Liu H Z, Wang J, Liang S W, et al. Physical modeling and design optimization of 4H-SiC insulated gate bipolar transistors for dv/dt reduction. Semicond Sci Technol, 2020, 36, 025009 doi: 10.1088/1361-6641/abcb18
[4]
Li J L, Meng C X, Yu L, et al. Effect of various defects on 4H-SiC Schottky diode performance and its relation to epitaxial growth conditions. Micromachines, 2020, 11, 609 doi: 10.3390/mi11060609
[5]
Ivanov P A, Potapov A S, Lebedeva N M, et al. Avalanche breakdown in 4H-SiC Schottky diodes: Reliability aspects. Tech Phys, 2020, 65, 2041 doi: 10.1134/S1063784220120117
[6]
Wang X, Pu H B, Liu Q, et al. Demonstration of 4H-SiC thyristor triggered by 100-mW/cm2 UV light. IEEE Electron Device Lett, 2020, 41, 824 doi: 10.1109/LED.2020.2988913
[7]
Rupp R, Treu M, Mauder A, et al. Performance and reliability issues of SiC-Schottky diodes. Mater Sci Forum, 2000, 338–342, 1167 doi: 10.4028/www.scientific.net/MSF.338-342.1167
[8]
Yuan X B, Walder S, Oswald N. EMI generation characteristics of SiC and Si diodes: Influence of reverse-recovery characteristics. IEEE Trans Power Electron, 2015, 30, 1131 doi: 10.1109/TPEL.2014.2340404
[9]
Liu L, Wu J P, Ren N, et al. 1200-V 4H-SiC merged p-i-n Schottky diodes with high avalanche capability. IEEE Trans Electron Devices, 2020, 67, 3679 doi: 10.1109/TED.2020.3007136
[10]
Zaťko B, Hrubčín L, Šagátová A, et al. Study of Schottky barrier detectors based on a high quality 4H-SiC epitaxial layer with different thickness. Appl Surf Sci, 2021, 536, 147801 doi: 10.1016/j.apsusc.2020.147801
[11]
Raja P V, Narasimha Murty N V L. Thermally annealed gamma irradiated Ni/4H-SiC Schottky barrier diode characteristics. J Semicond, 2019, 40, 022804 doi: 10.1088/1674-4926/40/2/022804
[12]
Yuan H, Liu Y C, He Y J, et al. Characteristic and robustness of trench floating limiting rings for 4H-SiC junction barrier Schottky rectifiers. IEEE Electron Device Lett, 2020, 41, 1056 doi: 10.1109/LED.2020.2993590
[13]
Elpelt R, Draghici M, Gerlach R, et al. SiC MPS devices: One step closer to the ideal diode. Mater Sci Forum, 2018, 924, 609 doi: 10.4028/www.scientific.net/MSF.924.609
[14]
Palanisamy S, Kowalsky J, Lutz J, et al. Repetitive surge current test of SiC MPS diode with load in bipolar regime. 2018 IEEE 30th International Symposium on Power Semiconductor Devices and ICs (ISPSD), 2018, 367 doi: 10.1109/ISPSD.2018.8393679
[15]
Song Q W, Yuan H, Sun Q J, et al. Reverse-bias stress-induced electrical parameters instability in 4H-SiC JBS diodes terminated nonequidistance FLRs. IEEE Trans Electron Devices, 2019, 66, 3935 doi: 10.1109/TED.2019.2931737
[16]
Zhang Q, Sudarshan T S. Lateral current spreading in SiC Schottky diodes using metal overlap edge termination. Solid State Electron, 2001, 45, 1847 doi: 10.1016/S0038-1101(01)00191-5
[17]
Kimoto T, Cooper J A. Fundamentals of silicon carbide technology. Singapore: John Wiley & Sons Singapore Pte. Ltd, 2014
[18]
Ivanov I G, Henry A, Janzén E. Ionization energies of phosphorus and nitrogen donors and aluminum acceptors in 4H silicon carbide from the donor-acceptor pair emission. Phys Rev B, 2005, 71, 241201 doi: 10.1103/PhysRevB.71.241201
[19]
Stefanakis D, Zekentes K. TCAD models of the temperature and doping dependence of the bandgap and low field carrier mobility in 4H-SiC. Microelectron Eng, 2014, 116, 65 doi: 10.1016/j.mee.2013.10.002
[20]
Zhao Y, Niwa H, Kimoto T. Impact ionization coefficients of 4H-SiC in a wide temperature range. Jpn J Appl Phys, 2019, 58, 018001 doi: 10.7567/1347-4065/aae985
[21]
Hao Y. The study on the design and experiment of advanced 4H-SiC SBD/JBS. Xidian University Press, 2017
[22]
Zhu L, Chow T P. Analytical modeling of high-voltage 4H-SiC junction barrier Schottky (JBS) rectifiers. IEEE Trans Electron Devices, 2008, 55, 1857 doi: 10.1109/TED.2008.926638
[23]
Ren N, Sheng K. An analytical model with 2-D effects for 4H-SiC trenched junction barrier Schottky diodes. IEEE Trans Electron Devices, 2014, 61, 4158 doi: 10.1109/TED.2014.2365519
1

Effect of tunneling current on the noise characteristics of a 4H-SiC Read Avalanche diode

Deepak K. Karan, Pranati Panda, G. N. Dash

Journal of Semiconductors, 2013, 34(1): 014001. doi: 10.1088/1674-4926/34/1/014001

2

Effect of a gate buffer layer on the performance of a 4H-SiC Schottky barrier field-effect transistor

Zhang Xianjun, Yang Yintang, Chai Changchun, Duan Baoxing, Song Kun, et al.

Journal of Semiconductors, 2012, 33(7): 074003. doi: 10.1088/1674-4926/33/7/074003

3

Effect of annealing process on the surface roughness in multiple Al implanted 4H-SiC

Wu Hailei, Sun Guosheng, Yang Ting, Yan Guoguo, Wang Lei, et al.

Journal of Semiconductors, 2011, 32(7): 072002. doi: 10.1088/1674-4926/32/7/072002

4

Characteristics and optimization of 4H-SiC MESFET with a novel p-type spacer layer incorporated with a field-plate structure based on improved trap models

Song Kun, Chai Changchun, Yang Yintang, Jia Hujun, Zhang Xianjun, et al.

Journal of Semiconductors, 2011, 32(7): 074003. doi: 10.1088/1674-4926/32/7/074003

5

High-quality homoepitaxial layers grown on 4H-SiC at a high growth rate by vertical LPCVD

Wu Hailei, Sun Guosheng, Yang Ting, Yan Guoguo, Wang Lei, et al.

Journal of Semiconductors, 2011, 32(4): 043005. doi: 10.1088/1674-4926/32/4/043005

6

Fabrication and characteristics of a 4H-SiC junction barrier Schottky diode

Chen Fengping, Zhang Yuming, Lü Hongliang, Zhang Yimen, Guo Hui, et al.

Journal of Semiconductors, 2011, 32(6): 064003. doi: 10.1088/1674-4926/32/6/064003

7

Characteristics of blocking voltage for power 4H-SiC BJTs with mesa edge termination

Zhang Qian, Zhang Yuming, Zhang Yimen

Journal of Semiconductors, 2010, 31(7): 074007. doi: 10.1088/1674-4926/31/7/074007

8

Optimized design of 4H-SiC floating junction power Schottky barrier diodes

Pu Hongbin, Cao Lin, Chen Zhiming, Ren Jie

Journal of Semiconductors, 2009, 30(4): 044001. doi: 10.1088/1674-4926/30/4/044001

9

Epitaxial growth on 4H-SiC by TCS as a silicon precursor

Ji Gang, Sun Guosheng, Liu Xingfang, Wang Lei, Zhao Wanshun, et al.

Journal of Semiconductors, 2009, 30(9): 093006. doi: 10.1088/1674-4926/30/9/093006

10

A Transition Region Study of SiO2/4H-SiC Interface by ADXPS

Wang Dejun, Zhao Liang, Zhu Qiaozhi, Ma Jikai, Chen Suhua, et al.

Journal of Semiconductors, 2008, 29(5): 944-949.

11

Fabrication of 4H-SiC MSM Photodiode Linear Arrays

Yang Weifeng, Cai Jiafa, Zhang Feng, Liu Zhuguang, Lü Ying, et al.

Journal of Semiconductors, 2008, 29(3): 570-573.

12

Deep Level Transient Fourier Spectroscopy and Photoluminescence of Vanadium Acceptor Level in n-Type 4H-SiC

Wang Chao, Zhang Yimen, Zhang Yuming, Wang Yuehu, Xu Daqing, et al.

Journal of Semiconductors, 2008, 29(2): 240-243.

13

Epitaxial Growth on 4° Off-Oriented 75mm 4H-SiC Substrates by Horizontal Hot-Wall CVD

Li Zheyang, Dong Xun, Zhang Lan, Chen Gang, Bai Song, et al.

Journal of Semiconductors, 2008, 29(7): 1347-1349.

14

Ti/4H-SiC Schottky Barrier Diodes with Field Plate and B+ Implantation Edge Termination Technology

Chen Gang, Li Zheyang, Bai Song, Ren Chunjiang

Chinese Journal of Semiconductors , 2007, 28(9): 1333-1336.

15

Mo/Schottky Barrier Diodes on 4H-Silicon Carbide

Zhang Fasheng, Li Xinran

Chinese Journal of Semiconductors , 2007, 28(3): 435-438.

16

Temperature-Dependent 4H-SiC MOSFET Channel-Electron Mobility Model for Circuit Simulation

Dai Zhenqing, Yang Ruixia, Yang Kewu

Chinese Journal of Semiconductors , 2007, 28(8): 1252-1255.

17

Separate Absorption and Multiplication 4H-SiC UltravioletAvalanche Photodetector

Zhu Huili, Chen Xiaping, Wu Zhengyun

Chinese Journal of Semiconductors , 2007, 28(2): 284-288.

18

Study of Electron Mobility in 4H-SiC Buried-Channel MOSFETs

Gao Jinxia, Zhang Yimen, Zhang Yuming

Chinese Journal of Semiconductors , 2006, 27(2): 283-289.

19

Electrical Characteristics of n-Type 4H-SiC MOS Capacitor

Ning Jin, Liu Zhongli, Gao Jiantou

Chinese Journal of Semiconductors , 2005, 26(S1): 140-142.

20

Anealing Effect on Cu/ Ni/4H-SiC Schottky Barrier

Yang Weifeng, Yang Keqin, Chen Xiaping, Zhang Feng, Wang Liangjun, et al.

Chinese Journal of Semiconductors , 2005, 26(S1): 277-280.

1. Li, J., Wang, Y., Zhu, R. et al. Nitrogen-Dependent Electronic Properties of Threading Edge Dislocations in 4H-SiC. ACS Applied Electronic Materials, 2023, 5(5): 2664-2669. doi:10.1021/acsaelm.3c00137
2. Wang, W., Lu, X., Wu, X. et al. Chemical–Mechanical Polishing of 4H Silicon Carbide Wafers. Advanced Materials Interfaces, 2023, 10(13): 2202369. doi:10.1002/admi.202202369
3. Zhang, X., Liu, X., Wang, Y. et al. Optimizing the flatness of 4H-silicon carbide wafers by tuning the sequence of lapping. Semiconductor Science and Technology, 2023, 38(3): 034001. doi:10.1088/1361-6641/acb1ce
4. Yang, G., Luo, H., Li, J. et al. Discrimination of dislocations in 4H-SiC by inclination angles of molten-alkali etched pits. Journal of Semiconductors, 2023, 43(12): 122801. doi:10.1088/1674-4926/43/12/122801
5. Niu, X., Sang, L., Luo, W. et al. Effect of mixed PN on the electrical characteristics of 1200V/20A 4H-SiC MPS diodes. 2023. doi:10.1109/SSLChinaIFWS60785.2023.10399689
  • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 2523 Times PDF downloads: 195 Times Cited by: 5 Times

    History

    Received: 22 March 2021 Revised: 12 August 2021 Online: Accepted Manuscript: 09 October 2021Uncorrected proof: 11 October 2021Published: 01 November 2021

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Xi Wang, Yiwen Zhong, Hongbin Pu, Jichao Hu, Xianfeng Feng, Guowen Yang. Investigation of lateral spreading current in the 4H-SiC Schottky barrier diode chip[J]. Journal of Semiconductors, 2021, 42(11): 112802. doi: 10.1088/1674-4926/42/11/112802 ****X Wang, Y W Zhong, H B Pu, J C Hu, X F Feng, G W Yang, Investigation of lateral spreading current in the 4H-SiC Schottky barrier diode chip[J]. J. Semicond., 2021, 42(11): 112802. doi: 10.1088/1674-4926/42/11/112802.
      Citation:
      Xi Wang, Yiwen Zhong, Hongbin Pu, Jichao Hu, Xianfeng Feng, Guowen Yang. Investigation of lateral spreading current in the 4H-SiC Schottky barrier diode chip[J]. Journal of Semiconductors, 2021, 42(11): 112802. doi: 10.1088/1674-4926/42/11/112802 ****
      X Wang, Y W Zhong, H B Pu, J C Hu, X F Feng, G W Yang, Investigation of lateral spreading current in the 4H-SiC Schottky barrier diode chip[J]. J. Semicond., 2021, 42(11): 112802. doi: 10.1088/1674-4926/42/11/112802.

      Investigation of lateral spreading current in the 4H-SiC Schottky barrier diode chip

      DOI: 10.1088/1674-4926/42/11/112802
      More Information
      • Xi Wang:received his B.S. degree from Xi’an University of Technology in 2013 and his Ph.D. degree from Xi’an University of Technology at 2019. He is now a lecturer in Xi’an University of Technology. His research interests focus on wide bandgap semiconductor materials and power devices
      • Yiwen Zhong:received his B.S. degree from Xi’an University of Technology in 2019. He is studying for a master’s degree in Xi’an University of Technology. His research interests focus on wide bandgap semiconductor power devices
      • Hongbin Pu:is a professor and Ph.D. supervisor in Xi’an University of Technology. He received his B.S. degree from Northwestern University, Xi’an, China, and his M.S. and Ph.D. degree from Xi’an University of Technology. His research interests include wide bandgap semiconductor materials and devices
      • Corresponding author: puhongbin@xaut.edu.cn
      • Received Date: 2021-03-22
      • Revised Date: 2021-08-12
      • Published Date: 2021-11-10

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return